Revision as of 00:22, 23 March 2017

Semiconductor lithography processes technology

1 nm 2 nm 3 nm 5 nm 7 nm 10 nm 14 nm 16 nm 20 nm 22 nm 28 nm 32 nm 40 nm 45 nm 55 nm 65 nm 80 nm 90 nm 110 nm 130 nm 150 nm 180 nm 220 nm 240 nm 250 nm 280 nm 350 nm 500 nm 600 nm 650 nm 700 nm 750 nm 800 nm 1 µm 1.2 µm 1.3 µm 1.5 µm 2 µm 2.5 µm 3 µm 3.5 µm 5 µm 6 µm 7 µm 8 µm 10 µm 16 µm 20 µm 50 µm

v · d · e

The 45 nanometer (45 nm) lithography process is a full node semiconductor manufacturing process following the 55 nm process stopgap. Commercial integrated circuit manufacturing using 45 nm process began in 2007. This technology was superseded by the 40 nm process (HN) / 32 nm process (FN) in 2010.

Industry

In January of 2006 Intel announced that they've been able to fabricate the first fully functional SRAM chips on a 45 nm process. As a preview Intel showcased 45nm SRAM chip (shown below) packing more than 1 billion transistors. Intel opened 3 45 nm facilities, their initial D1D facility in Oregon, Fab 32 in Arizona and Fab 28 in Israel. Intel's 45 nm process is the first time high-k + metal gate transistors was used in high-volume manufacturing process.

Intel

• 

  6T SRAM Bit-Cell

• 

  Die photo of an Intel 45 nm shuttle test chip including 153 MiB SRAM and logic test circuits

• 

  300 mm wafer with 45 nm shuttle test chips

• 

  Intel engineer holding 300 mm wafer with 45 nm shuttle test chips

• 

  Intel 300 mm wafer with 45 nm shuttle test chips

45 nm Microprocessors

• AMD
  • Athlon II
  • Opteron
  • Phenom II
• IBM
  • Power7
• Intel
  • Atom
  • Celeron
  • Core 2 Duo
  • Core 2 Extreme
  • Core 2 Quad
  • Core 2 Quad Extreme
  • Core 2 Solo
  • Core i3
  • Core i5
  • Core i7
  • Core i7EE
  • Pentium Dual-Core
  • Pentium
  • Xeon

This list is incomplete; you can help by expanding it.n Chips== This list is incomplete; you can help by expanding it.

45 nm Microarchitectures

• Intel
  • Bonnell
  • Nehalem
  • Penryn
• AMD
  • K10

This list is incomplete; you can help by expanding it.

Documents

• Samsung foundry - 45 nm, 65 nm, 90 nm guide (August, 2007)

References

• Mistry, Kaizad, et al. "A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging." Electron Devices Meeting, 2007. IEDM 2007. IEEE International. IEEE, 2007.