From WikiChip
10 nm lithography process

The 10 nanometer (10 nm) lithography process is a full node semiconductor manufacturing process following the 14 nm process stopgap. The term "10 nm" is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. Commercial mass production of integrated circuit manufacturing using 10 nm process begun in late 2016. This technology is set to be replaced by 7 nm process 2019.

Industry[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


Fab
Process Name​
1st Production​
 ​
Fin Pitch​
Fin Width​
Fin Height​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell (HP)​
SRAM bit cell (HD)
Intel Samsung TSMC SK Hynix
P1274 10LPE
1st generation; 10 nm Low Power Early
, 10LPP
2nd generation; 10 nm Low Power Performance
, 10LPU
3rd generation; 10 nm Low Power Ultimate
 
2017 2017 2017 2017
Value 14 nm Δ Value 14 nm Δ Value 16 nm Δ Value 18 nm Δ
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
54 nm[1] 0.77x  ? nm  ?x  ? nm  ?x  ? nm  ?x
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
 ? µm²  ?x 0.049 µm²[2] 0.61x  ? µm²  ?x  ? nm  ?x
 ? µm²  ?x 0.040 µm²[3] 0.63x  ? µm²  ?x  ? nm  ?x

10 nm Microprocessors[edit]

This list is incomplete; you can help by expanding it.

10 nm Microarchitectures[edit]

This list is incomplete; you can help by expanding it.

References[edit]

  1. Based on a presentation by Mark Bohr, Intel
  2. Samsung, IEEE International Solid-State Circuits Conference (ISSCC) 2016
  3. Samsung, IEEE International Solid-State Circuits Conference (ISSCC) 2016