Tiger Lake - Microarchitectures - Intel
|Tiger Lake µarch|
- Main article: Cannon Lake § Process Technology
Tiger Lake is expected to be manufactured on Intel's third generation enhanced 10nm++ process.
Not much is known about Tiger Lake's architecture.
|Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.|
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/tiger_lake&oldid=76809"
Facts about "Tiger Lake - Microarchitectures - Intel"
|codename||Tiger Lake +|
|first launched||2019 +|
|full page name||intel/microarchitectures/tiger lake +|
|instance of||microarchitecture +|
|instruction set architecture||x86-64 +|
|microarchitecture type||CPU +|
|name||Tiger Lake +|
|process||10 nm (0.01 μm, 1.0e-5 mm) +|