Semiconductor lithography processes technology

50 µm 20 µm 16 µm 10 µm 8 µm 7 µm 6 µm 5 µm 3.5 µm 3 µm 2.5 µm 2 µm 1.5 µm 1.3 µm 1.2 µm 1 µm 800 nm 750 nm 700 nm 650 nm 600 nm 500 nm 350 nm 280 nm 250 nm 240 nm 220 nm 180 nm 150 nm 130 nm 110 nm 90 nm 80 nm 65 nm 55 nm 45 nm 40 nm 32 nm 28 nm 22 nm 20 nm 16 nm 14 nm 10 nm 7 nm 5 nm 3 nm

v · d · e

The 3 nanometer (3 nm or 30 Å) lithography process is a technology node semiconductor manufacturing process following the 5 nm process node. Commercial integrated circuit manufacturing using 3 nm process is set to begin some time around 2023.

The term "3 nm" is simply a commercial name for a generation of a certain size and its technology, and does not represent any geometry of the transistor.

Industry[edit]

Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Samsung[edit]

On May 24 2017 Samsung announced they will be switching to a transistor they call Multi-Bridge-Channel FET (MBCFET), an extension of a Gate-all-around (GAA) FET. This is planned for somewhere after the 5nm node but the exact timeline or specification is currently unknown.

3 nm Microprocessors[edit]

This list is incomplete; you can help by expanding it.

3 nm Microarchitectures[edit]

This list is incomplete; you can help by expanding it.

References[edit]

• Kinam Kim, President of Semiconductor Business, announced MBCFET for the node after 5 nm, May 24, 2017