|This is the discussion page for the 10 nm lithography process page.|
What is the source for interconnect and gate pitches?
What are the sources for the pitches of TSMC and Samsung. For Intel, what is the source of the interconnect pitch because Intel hasn't disclosed that one. Only gate pitch (http://www.eetimes.com/document.asp?doc_id=1330311). — Preceding unsigned comment added by 18.104.22.168 (talk • contribs)
- To be clear Intel hasn't "formally" disclose any values. The Pitch and Gate are initial values given by Mark Bohr during one of his presentations. Wish I could actually link to anything, but these slides are not online anywhere. The TSMC/Samsung ones I believe someone gave me initial values, but I'll need to double check. Just glancing off the dates (first week of February this year), these values might have come from ISSCC 2016 (ieee international solid-state circuits conference). But I'd need to double check that.
- That being said, all the values will need to be double checked and possibly updated once the foundries formally announce their processes. --David (talk) 11:51, 3 September 2016 (EDT)