From WikiChip
Difference between revisions of "16 nm lithography process"
(→Industry) |
(→Industry) |
||
Line 11: | Line 11: | ||
|Fin Width | |Fin Width | ||
|Fin Height | |Fin Height | ||
+ | |Gate Length | ||
|Contacted Gate Pitch | |Contacted Gate Pitch | ||
|Interconnect Pitch (M1P) | |Interconnect Pitch (M1P) | ||
Line 32: | Line 33: | ||
|- | |- | ||
| 37 nm | | 37 nm | ||
+ | |- | ||
+ | | ~33 nm || | ||
|- | |- | ||
| 90 nm || 1x | | 90 nm || 1x | ||
Line 37: | Line 40: | ||
| 64 nm || 1x | | 64 nm || 1x | ||
|- | |- | ||
− | | 0. | + | | 0.074 µm² || 0.86x |
{{scrolling table/end}} | {{scrolling table/end}} | ||
Revision as of 06:04, 4 April 2017
The 16 nanometer (16 nm) lithography process is a full node semiconductor manufacturing process following the 20 nm process stopgap. Commercial integrated circuit manufacturing using 16 nm process began in 2014. The term "16 nm" is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. This technology is set to be replaced with 10 nm process in 2017.
Industry
Fab |
---|
1st Production |
Transistor |
Wafer |
|
Fin Pitch |
Fin Width |
Fin Height |
Gate Length |
Contacted Gate Pitch |
Interconnect Pitch (M1P) |
SRAM bit cell |
TSMC
TSMC demonstrated their 128 Mebibit SRAM wafer from their 16 nm HKMG FinFET process at the 2014 IEEE ISSCC.
16 nm Microprocessors
This list is incomplete; you can help by expanding it.
16 nm Microarchitectures
This list is incomplete; you can help by expanding it.
References
- Chen, Yen-Huei, et al. "A 16 nm 128 Mb SRAM in High-κ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications." IEEE Journal of Solid-State Circuits 50.1 (2015): 170-177.
- Wu, Shien-Yang, et al. "A 16nm FinFET CMOS technology for mobile SoC and computing applications." Electron Devices Meeting (IEDM), 2013 IEEE International. IEEE, 2013.
- TechInsights/Chipworks, Kevin Gibb, The ConFab 2016