From WikiChip
Difference between revisions of "10 nm lithography process"
(→10 nm Microarchitectures) |
|||
Line 52: | Line 52: | ||
== 10 nm Microarchitectures== | == 10 nm Microarchitectures== | ||
* Intel | * Intel | ||
− | ** {{intel|Cannonlake}} | + | ** {{intel|Cannonlake|l=arch}} |
− | ** {{intel|Icelake}} | + | ** {{intel|Icelake|l=arch}} |
− | ** {{intel|Tigerlake}} | + | ** {{intel|Tigerlake|l=arch}} |
+ | * Qualcomm | ||
+ | ** {{qualcomm|Falkor|l=arch}} | ||
{{expand list}} | {{expand list}} | ||
Revision as of 13:08, 7 December 2016
The 10 nanometer (10 nm) lithography process is a full node semiconductor manufacturing process following the 14 nm process stopgap. The term "10 nm" is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. Commercial mass production of integrated circuit manufacturing using 10 nm process begun in late 2016. This technology is set to be replaced by 7 nm process 2019.
Industry
Fab |
---|
Process Name |
1st Production |
|
Fin Pitch |
Fin Width |
Fin Height |
Contacted Gate Pitch |
Interconnect Pitch (M1P) |
SRAM bit cell (HP) |
SRAM bit cell (HD) |
Intel | Samsung | TSMC | |||
---|---|---|---|---|---|
P1274 | 10LPE 1st generation; 10 nm Low Power Early , 10LPP2nd generation; 10 nm Low Power Performance , 10LPU3rd generation; 10 nm Low Power Ultimate |
||||
2017 | 2016 | 2017 | |||
Value | 14 nm Δ | Value | 14 nm Δ | Value | 16 nm Δ |
? nm | ?x | ? nm | ?x | ? nm | ?x |
? nm | ?x | ? nm | ?x | ? nm | ?x |
? nm | ?x | ? nm | ?x | ? nm | ?x |
54 nm[1] | 0.77x | ? nm | ?x | ? nm | ?x |
? nm | ?x | ? nm | ?x | ? nm | ?x |
? µm2 | ?x | 0.049 µm2 | 0.61x | ? µm2 | ?x |
? µm2 | ?x | 0.040 µm2 | 0.63x | ? µm2 | ?x |
10 nm Microprocessors
- MediaTek
- Qualcomm
This list is incomplete; you can help by expanding it.
10 nm Microarchitectures
- Intel
- Qualcomm
This list is incomplete; you can help by expanding it.
References
- ↑ Based on a presentation by Mark Bohr, Intel