From WikiChip
Difference between revisions of "500 nm lithography process"

(→‎500 nm Microprocessors)
 
(8 intermediate revisions by 3 users not shown)
Line 28: Line 28:
 
| ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x
 
| ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x || ? nm || ?x
 
|-
 
|-
−
| 44 µm<sup>2</sup> || 0.40x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x || ? µm<sup>2</sup> || ?x
+
| 44 µm² || 0.40x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x || ? µm² || ?x
 
{{scrolling table/end}}
 
{{scrolling table/end}}
 +
 +
=== DEC ===
 +
{{see also|dec/process|l1=DEC's Process Technology History}}
 +
DEC's half-micron process, '''CMOS-5''', which was used for their microprocessors such as the {{decc|Alpha 21164|l=arch}} used a Cabalt di-silicide in diffusion and poly with a channel length of 0.365 µm with a T<sub>OX</sub> of 9 nm along with 4 metal layers of AlCu (Aluminum Copper). The process had a Vtn/p = 0.5/-0.5 V and a supply voltage of 3.3 V.
 +
 +
{| class="wikitable collapsible collapsed"
 +
|-
 +
! colspan="3" | DEC's Design Rules
 +
|-
 +
! Layer !! Pitch !! Thickness
 +
|-
 +
| M1 || 1.50 µm || 0.84 µm
 +
|-
 +
| M2 || 1.75 µm || 0.84 µm
 +
|-
 +
| M3 || 5.00 µm || 1.53 µm
 +
|-
 +
| M4 || 6.00 µm || 1.53 µm
 +
|}
  
 
== 500 nm Microprocessors ==
 
== 500 nm Microprocessors ==
 
* AMD
 
* AMD
 
** {{amd|Am486}}
 
** {{amd|Am486}}
−
** {{amd|K5}}
+
** {{amd|K5}} ("SSA/5" models only)
 +
* Cyrix
 +
** {{cyrix|6x86}}
 
* DEC
 
* DEC
 
** {{decc|Alpha 21164}}
 
** {{decc|Alpha 21164}}
Line 58: Line 79:
 
* NexGen
 
* NexGen
 
** {{nexgen|Nx586}}
 
** {{nexgen|Nx586}}
 +
* Qualcomm
 +
** {{qualcomm|MSM2}}
 
* Ross
 
* Ross
 
** {{ross|hyperSPARC}} ("Colorado 2")
 
** {{ross|hyperSPARC}} ("Colorado 2")
Line 66: Line 89:
  
 
== 500 nm Microarchitectures ==
 
== 500 nm Microarchitectures ==
 +
* AMD
 +
** {{amd|K5|l=arch}}
 +
* DEC
 +
** {{decc|Alpha 21164|l=arch}}
 +
* Intel
 +
** {{intel|80186|l=arch}} (embedded [[IP cores]] only)
 
{{expand list}}
 
{{expand list}}
 +
 +
[[category:lithography]]

Latest revision as of 05:15, 20 July 2018

basic wafer drawing.svg Semiconductor lithography processes technology
v · d · e

The 500 nanometer (500 nm) lithography process is a full node semiconductor manufacturing process following the 600 nm process. Commercial integrated circuit manufacturing using 500 nm process began in 1992. 500 nm and was phased out and later replaced by 350 nm in 1995.

Industry[edit]

Fab
Process Name​
1st Production​
Metal Layers​
 ​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell
Intel AMD DEC Fujitsu Hitachi HP IBM TI Motorola National (BiCMOS)
P852 CS-24 CMOS-5 CMOS14C CMOS-5X HiPerMOS 1 ABiC V
1994 1993 1993 1994 1994 1996 1994 1995 1995
3 4 3 4 5 4 4
Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ Value 800 nm Δ
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
 ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
44 µm² 0.40x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x

DEC[edit]

See also: DEC's Process Technology History

DEC's half-micron process, CMOS-5, which was used for their microprocessors such as the Alpha 21164 used a Cabalt di-silicide in diffusion and poly with a channel length of 0.365 µm with a TOX of 9 nm along with 4 metal layers of AlCu (Aluminum Copper). The process had a Vtn/p = 0.5/-0.5 V and a supply voltage of 3.3 V.

500 nm Microprocessors[edit]

This list is incomplete; you can help by expanding it.

500 nm Microarchitectures[edit]

This list is incomplete; you can help by expanding it.

Retrieved from "https://en.wikichip.org/w/index.php?title=500_nm_lithography_process&oldid=80643"