From WikiChip
Difference between revisions of "10 µm lithography process"
(→Industry) |
|||
Line 1: | Line 1: | ||
{{lithography processes}} | {{lithography processes}} | ||
− | The '''10 µm lithography process''' was the [[semiconductor process]] technology used by the major semiconductor companies during the years of 1967 and 1973. The typical [[wafer]] size for this process at companies such as [[Fairchild]] and [[TI]] were 1.5 inch (38 mm). | + | The '''10 µm lithography process''' was the [[semiconductor process]] technology used by the major semiconductor companies during the years of 1967 and 1973. This process had an effective channel length of roughly 10 µm between the source and drain (Poly-SI channel implant). The typical [[wafer]] size for this process at companies such as [[Fairchild]] and [[TI]] were 1.5 inch (38 mm). |
== Industry == | == Industry == |
Revision as of 15:32, 4 June 2016
The 10 µm lithography process was the semiconductor process technology used by the major semiconductor companies during the years of 1967 and 1973. This process had an effective channel length of roughly 10 µm between the source and drain (Poly-SI channel implant). The typical wafer size for this process at companies such as Fairchild and TI were 1.5 inch (38 mm).
Industry
Fab |
---|
Process Name |
1st Production |
Contacted Gate Pitch |
Interconnect Pitch |
Metal Layers |
Technology |
Wafer |
Intel | TI | RCA | Fairchild | National | MIL |
---|---|---|---|---|---|
1970 | 1969 | 1969 | 1969 | ||
? nm | ? nm | ? nm | ? nm | ? nm | ? nm |
? nm | ? nm | ? nm | ? nm | ? nm | ? nm |
2 | 2 | 2 | 2 | ||
PMOS | PMOS | CMOS | PMOS | PMOS | |
51 mm |
10 µm Microprocessors
This list is incomplete; you can help by expanding it.
Click to browse all 10 µm models
10 µm Chips
- Intel
- RCA
This list is incomplete; you can help by expanding it.
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |