Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "350 nm lithography process"
(→Industry) |
(→Industry: AMD 350nm process was called CS-34) |
||
| Line 16: | Line 16: | ||
! colspan="2" | [[Intel]] || colspan="2" | [[IBM]] || colspan="2" | [[AMD]] || colspan="2" | [[DEC]] || colspan="2" | [[Fujitsu]] || colspan="2" | [[IDT]] || colspan="2" | [[NEC]] || colspan="2" | [[TI]] || colspan="2" | [[Motorola]] || colspan="2" | [[Hitachi]] | ! colspan="2" | [[Intel]] || colspan="2" | [[IBM]] || colspan="2" | [[AMD]] || colspan="2" | [[DEC]] || colspan="2" | [[Fujitsu]] || colspan="2" | [[IDT]] || colspan="2" | [[NEC]] || colspan="2" | [[TI]] || colspan="2" | [[Motorola]] || colspan="2" | [[Hitachi]] | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| − | | colspan="2" | P854 || colspan="2" | || colspan="2" | | + | | colspan="2" | P854 || colspan="2" | || colspan="2" | CS-34 || colspan="2" | CMOS-6 || colspan="2" | CS-60 || colspan="2" | || colspan="2" | || colspan="2" | || colspan="2" | HiPerMOS 2 || colspan="2" | |
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | 1994 || colspan="2" | 1994 || colspan="2" | 1995 || colspan="2" | 1995 || colspan="2" | 1996 || colspan="2" | 1996 || colspan="2" | 1995 || colspan="2" | 1997 || colspan="2" | 1996 || colspan="2" | | | colspan="2" | 1994 || colspan="2" | 1994 || colspan="2" | 1995 || colspan="2" | 1995 || colspan="2" | 1996 || colspan="2" | 1996 || colspan="2" | 1995 || colspan="2" | 1997 || colspan="2" | 1996 || colspan="2" | | ||
Revision as of 23:16, 17 May 2016
Semiconductor lithography processes technology
The 350 nm lithography process is a full node semiconductor manufacturing process following the 500 nm process node. Commercial integrated circuit manufacturing using 350 nm process began in late 1995. 350 nm was phased out and replaced by 250 nm in 1999.
Industry
| Fab |
|---|
| Process Name |
| 1st Production |
| Metal Layers |
| |
| Contacted Gate Pitch |
| Interconnect Pitch (M1P) |
| SRAM bit cell |
| Intel | IBM | AMD | DEC | Fujitsu | IDT | NEC | TI | Motorola | Hitachi | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| P854 | CS-34 | CMOS-6 | CS-60 | HiPerMOS 2 | |||||||||||||||
| 1994 | 1994 | 1995 | 1995 | 1996 | 1996 | 1995 | 1997 | 1996 | |||||||||||
| 4 | 5 | 5 | 6 | 5 | 3 | 4 | 5 | ||||||||||||
| Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ | Value | 500 nm Δ |
| 550 nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x |
| 880 nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x | ? nm | ?x |
| 18.1 µm2 | 0.41x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x | 21.67 µm2 | ?x |
Design Rules
| Intel 0.350 micron Design Rules | ||
|---|---|---|
| Layer | Pitch | Thick |
| Isolation | ? nm | ? nm |
| Polysilicon | ? nm | ? nm |
| Metal 1 | 880 nm | 600 nm |
| Metal 2 | 1.16 µm | 800 nm |
| Metal 3 | 1.16 µm | 800 nm |
| Metal 4 | 1.70 µm | 1.70 µm |
350 nm Microprocessors
- Intel
- AMD
- DEC
- HAL
- Fujitsu
- IBM
- Cyrix
- MIPS
- Sun
- NEC
- Parallax
This list is incomplete; you can help by expanding it.
350 nm Microarchitectures
This list is incomplete; you can help by expanding it.