From WikiChip
Difference between revisions of "6 µm lithography process"
(→Industry) |
|||
Line 10: | Line 10: | ||
|Metal Layers | |Metal Layers | ||
|Technology | |Technology | ||
+ | |Wafer | ||
}} | }} | ||
{{scrolling table/mid}} | {{scrolling table/mid}} | ||
Line 26: | Line 27: | ||
|- | |- | ||
| nMOS || depletion-mode nMOS | | nMOS || depletion-mode nMOS | ||
+ | |- | ||
+ | | 76 mm || | ||
{{scrolling table/end}} | {{scrolling table/end}} | ||
+ | |||
== Microprocessors == | == Microprocessors == | ||
* Intel | * Intel |
Revision as of 05:42, 26 April 2016
The 6μm lithography process was the semiconductor process technology used by some semiconductor companies during the years of mid 1970s. This process was later superseded by 5 µm, 3 µm, and 2 µm processes.
Industry
Fab |
---|
Process Name |
1st Production |
Contacted Gate Pitch |
Interconnect Pitch |
Metal Layers |
Technology |
Wafer |
Microprocessors
This list is incomplete; you can help by expanding it.
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |