From WikiChip
Difference between revisions of "16 nm lithography process"

(→‎Industry)
Line 3: Line 3:
  
 
== Industry ==
 
== Industry ==
−
 
+
{{scrolling table/top|style=text-align: right; | first=Fab
−
=== TSMC ===
+
| 
−
{| class="wikitable"
+
|Fin Pitch
 +
|Fin Width
 +
|Fin Height
 +
|Contacted Gate Pitch
 +
|Interconnect Pitch (M1P)
 +
|SRAM bit cell
 +
}}
 +
{{scrolling table/mid}}
 
|-
 
|-
−
| || Measurement
+
! colspan="2" | [[TSMC]]
 
|-
 
|-
−
| Fin Pitch || 48 nm
+
! Value !! [[20 nm]] Δ
 
|-
 
|-
−
| Contacted Gate Pitch || 90 nm
+
| 48 nm || rowspan="3" | N/A
 
|-
 
|-
−
| Interconnect Pitch (M1P) || 64 nm
+
| ? nm
 
|-
 
|-
−
| [[SRAM]] bit cell || 0.07 µm<sup>2</sup>
+
| ? nm
−
|}
+
|-
 +
| 90 nm || 1.03x
 +
|-
 +
| 64 nm || 1.00x
 +
|-
 +
| 0.07 µm<sup>2</sup> || 0.55x
 +
{{scrolling table/end}}
  
 
== 16 nm Microprocessors==
 
== 16 nm Microprocessors==

Revision as of 04:53, 24 April 2016

basic wafer drawing.svg Semiconductor lithography processes technology
v · d · e

The 16 nm lithography process is a full node semiconductor manufacturing process following the 20 nm process stopgap. Commercial integrated circuit manufacturing using 16 nm process began in 2014. This technology is set to replaced by 14 nm process (HN) (2014) and 10 nm process (FN) in 2017.

Industry

Fab
 ​
Fin Pitch​
Fin Width​
Fin Height​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell
TSMC
Value 20 nm Δ
48 nm N/A
 ? nm
 ? nm
90 nm 1.03x
64 nm 1.00x
0.07 µm2 0.55x

16 nm Microprocessors

This list is incomplete; you can help by expanding it.

16 nm System on Chips

This list is incomplete; you can help by expanding it.

16 nm Microarchitectures

This list is incomplete; you can help by expanding it.

Retrieved from "https://en.wikichip.org/w/index.php?title=16_nm_lithography_process&oldid=17136"