From WikiChip
Difference between revisions of "130 nm lithography process"

(add some 180nm Delta)
 
(5 intermediate revisions by 3 users not shown)
Line 7: Line 7:
 
  |1st Production
 
  |1st Production
 
  |Type
 
  |Type
 +
|Wafer
 
  |Metal Layers
 
  |Metal Layers
 
  | 
 
  | 
Line 23: Line 24:
 
|- style="text-align: center;"
 
|- style="text-align: center;"
 
| colspan="8" | Bulk || colspan="2" | PDSOI || colspan="12" | Bulk
 
| colspan="8" | Bulk || colspan="2" | PDSOI || colspan="12" | Bulk
 +
|- style="text-align: center;"
 +
| colspan="22" | 200 mm
 
|- style="text-align: center;"
 
|- style="text-align: center;"
 
| colspan="2" | 6 || colspan="2" |  || colspan="2" |  || colspan="2" |  || colspan="2" | 8 || colspan="2" | 8 || colspan="2" |  || colspan="2" | 5 || colspan="2" | 7 || colspan="2" | 6 || colspan="2" | 7
 
| colspan="2" | 6 || colspan="2" |  || colspan="2" |  || colspan="2" |  || colspan="2" | 8 || colspan="2" | 8 || colspan="2" |  || colspan="2" | 5 || colspan="2" | 7 || colspan="2" | 6 || colspan="2" | 7
Line 28: Line 31:
 
! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ
 
! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ !! Value !! [[180 nm]] Δ
 
|-
 
|-
−
| 319 nm || 0.66x || 310 nm || ?x || 350 nm || ?x || ? nm || ?x || 350 nm || ?x || 350 nm || ?x || 350 nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x
+
| 319 nm || 0.66x || 310 nm || 0.72x || 350 nm || ?x || ? nm || ?x || 320 nm || 0.76x || 350 nm || ?x || 350 nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x
 
|-
 
|-
−
| 345 nm || 0.69x || 340 nm || ?x || 350 nm || ?x || ? nm || ?x || 320 nm || ?x || 350 nm || ?x || 350 nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x
+
| 345 nm || 0.69x || 340 nm || 0.74x || 350 nm || ?x || ? nm || ?x || 320 nm || 0.73x || 350 nm || ?x || 350 nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x || ?nm || ?x
 
|-
 
|-
 
| 2.45 µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  
 
| 2.45 µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  || ? µm² || ?x  
Line 85: Line 88:
 
* Intrinsity
 
* Intrinsity
 
** {{intrinsity|FastMATH}}
 
** {{intrinsity|FastMATH}}
 +
* Loongson
 +
** {{loongson|Godson 2}}
 
* Qualcomm
 
* Qualcomm
 
** {{qualcomm|MSM6xxx}}
 
** {{qualcomm|MSM6xxx}}
Line 109: Line 114:
 
* ARM
 
* ARM
 
** {{armh|ARM7|l=arch}}
 
** {{armh|ARM7|l=arch}}
 +
* IBM
 +
** {{ibm|z990|l=arch}}
 +
* VIA Technologies
 +
** {{via|Nehemiah|l=arch}}
 
{{expand list}}
 
{{expand list}}
  
 
== References ==
 
== References ==
 
* Tyagi, Sunit, et al. "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects." Electron Devices Meeting, 2000. IEDM'00. Technical Digest. International. IEEE, 2000.
 
* Tyagi, Sunit, et al. "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects." Electron Devices Meeting, 2000. IEDM'00. Technical Digest. International. IEEE, 2000.
 +
 +
[[category:lithography]]

Latest revision as of 15:02, 13 May 2020

basic wafer drawing.svg Semiconductor lithography processes technology
v · d · e

The 130 nanometer (130 nm) lithography process is a full node semiconductor manufacturing process following the 150 nm process stopgap. Commercial integrated circuit manufacturing using 130 nm process began in 2001. This technology was replaced by with 110 nm process (HN) in 2003 and 90 nm process (FN) in 2004.

Industry[edit]

Fab
Process Name​
1st Production​
Type​
Wafer​
Metal Layers​
 ​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell (HP)​​
SRAM bit cell (HD)​
Intel TSMC Samsung Fujitsu IBM / Infineon / UMC Motorola AMD NEC NEC TI TI
P860 CS-91 CMOS 9S HiPerMOS 7
2001 2001 2001 2002 2001 2001 2002 2001 2001 2001
Bulk PDSOI Bulk
200 mm
6 8 8 5 7 6 7
Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ Value 180 nm Δ
319 nm 0.66x 310 nm 0.72x 350 nm  ?x  ? nm  ?x 320 nm 0.76x 350 nm  ?x 350 nm  ?x  ?nm  ?x  ?nm  ?x  ?nm  ?x  ?nm  ?x
345 nm 0.69x 340 nm 0.74x 350 nm  ?x  ? nm  ?x 320 nm 0.73x 350 nm  ?x 350 nm  ?x  ?nm  ?x  ?nm  ?x  ?nm  ?x  ?nm  ?x
2.45 µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x
2.09 µm² 0.36x 2.14 µm² 0.46x  ? µm²  ?x 1.98 µm² 0.47x 1.8 µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x  ? µm²  ?x

Design Rules[edit]

130 nm Microprocessors[edit]

This list is incomplete; you can help by expanding it.

130 nm programmable logic devices[edit]

This list is incomplete; you can help by expanding it.

130 nm Microarchitectures[edit]

This list is incomplete; you can help by expanding it.

References[edit]

  • Tyagi, Sunit, et al. "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects." Electron Devices Meeting, 2000. IEDM'00. Technical Digest. International. IEEE, 2000.
Retrieved from "https://en.wikichip.org/w/index.php?title=130_nm_lithography_process&oldid=96991"