-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "2.5 µm lithography process"
(One intermediate revision by one other user not shown) | |||
Line 8: | Line 8: | ||
== 2.5 μm microprocessors == | == 2.5 μm microprocessors == | ||
− | * {{decc|J11}} | + | * DEC |
+ | ** {{decc|J11}} | ||
== 2.5 μm microcontrollers == | == 2.5 μm microcontrollers == | ||
* {{bell|BELLMAC-32|Bell Labs BELLMAC-32 (BELLMAC-80)}} | * {{bell|BELLMAC-32|Bell Labs BELLMAC-32 (BELLMAC-80)}} | ||
{{expand list}} | {{expand list}} | ||
+ | |||
+ | [[category:lithography]] |
Latest revision as of 05:20, 20 July 2018
Semiconductor lithography processes technology |
|
The 2.5 μm lithography process was the semiconductor process technology used by some semiconductor companies during the late 1970s to early 1980s. This process was later superseded by 2 µm, 1.5 µm, and 1 µm processes.
Industry[edit]
Harris[edit]
Harris Corporation operated a 2.5 μm CMOS process, SAJI IV (Self-Aligned) .
2.5 μm microprocessors[edit]
- DEC
2.5 μm microcontrollers[edit]
This list is incomplete; you can help by expanding it.