From WikiChip
Difference between revisions of "90 nm lithography process"

(→‎Industry)
(→‎Industry)
Line 37: Line 37:
 
| 1.0 µm² || 0.50x || 0.999 µm² || 0.47x ||  0.999 µm² || ?x || 1.07 µm² || 0.54x || 0.999 µm² || ?x || ? µm² || ?x || ? µm² || ?x  
 
| 1.0 µm² || 0.50x || 0.999 µm² || 0.47x ||  0.999 µm² || ?x || 1.07 µm² || 0.54x || 0.999 µm² || ?x || ? µm² || ?x || ? µm² || ?x  
 
|-
 
|-
−
| || || || || || || || || 0.19 µm² || ?x || || || ||
+
| || || || || 0.275 µm² || || || || 0.19 µm² || ?x || || || ||
 
{{scrolling table/end}}
 
{{scrolling table/end}}
  

Revision as of 19:42, 25 February 2017

basic wafer drawing.svg Semiconductor lithography processes technology
v · d · e

The 90 nanometer (90 nm) lithography process is a full node semiconductor manufacturing process following the 110 nm process stopgap. Commercial integrated circuit manufacturing using 90 nm process began in 2003. This technology was superseded by the 80 nm process (HN) / 65 nm process (FN) in 2006.

Industry

Fab
Process Name​
1st Production​
Type​
Wafer​
Metal Layers​
 ​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell​
DRAM bit cell
Intel TSMC Samsung Fujitsu IBM / Toshiba / Sony / AMD / Chartered Motorola TI
P1262 CS-100 / CS-101 HiPerMOS 8
2002 2003 2003 2004 2003 2004 2005
Bulk PDSOI Bulk
300mm
7 10 9
Value 130 nm Δ Value 130 nm Δ Value 130 nm Δ Value 130 nm Δ Value 130 nm Δ Value 130 nm Δ Value 130 nm Δ
260 nm 0.82x 240 nm 0.77x 245 nm 0.70x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
220 nm 0.63x 240 nm 0.71x 245 nm 0.70x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
1.0 µm² 0.50x 0.999 µm² 0.47x 0.999 µm²  ?x 1.07 µm² 0.54x 0.999 µm²  ?x  ? µm²  ?x  ? µm²  ?x
0.275 µm² 0.19 µm²  ?x

90 nm Microprocessors

This list is incomplete; you can help by expanding it.

90 nm System on Chips

This list is incomplete; you can help by expanding it.

90 nm Microarchitectures

This list is incomplete; you can help by expanding it.

Retrieved from "https://en.wikichip.org/w/index.php?title=90_nm_lithography_process&oldid=39122"