From WikiChip
Difference between revisions of "16 nm lithography process"
(→Industry) |
|||
Line 4: | Line 4: | ||
== Industry == | == Industry == | ||
{{scrolling table/top|style=text-align: right; | first=Fab | {{scrolling table/top|style=text-align: right; | first=Fab | ||
+ | |Wafer | ||
| | | | ||
|Fin Pitch | |Fin Pitch | ||
Line 15: | Line 16: | ||
|- | |- | ||
! colspan="2" | [[TSMC]] | ! colspan="2" | [[TSMC]] | ||
+ | |- style="text-align: center;" | ||
+ | | colspan="2" | 300mm | ||
|- | |- | ||
! Value !! [[20 nm]] Δ | ! Value !! [[20 nm]] Δ |
Revision as of 21:43, 26 April 2016
The 16 nm lithography process is a full node semiconductor manufacturing process following the 20 nm process stopgap. Commercial integrated circuit manufacturing using 16 nm process began in 2014. The term "16 nm" is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. This technology is set to replaced by 14 nm process (HN) (2014) and 10 nm process (FN) in 2017.
Industry
Fab |
---|
Wafer |
|
Fin Pitch |
Fin Width |
Fin Height |
Contacted Gate Pitch |
Interconnect Pitch (M1P) |
SRAM bit cell |
16 nm Microprocessors
This list is incomplete; you can help by expanding it.
16 nm System on Chips
This list is incomplete; you can help by expanding it.
16 nm Microarchitectures
This list is incomplete; you can help by expanding it.