From WikiChip
Difference between revisions of "3.5 µm lithography process"

(Industry)
 
(One intermediate revision by one other user not shown)
Line 28: Line 28:
 
| nMOS || nMOS || nMOS
 
| nMOS || nMOS || nMOS
 
|-
 
|-
| ?" || ?"
+
| ?" || ?" || ?"
 
{{scrolling table/end}}
 
{{scrolling table/end}}
  
Line 44: Line 44:
  
 
{{stub}}
 
{{stub}}
 +
 +
[[category:lithography]]

Latest revision as of 05:21, 20 July 2018

The 3.5 μm lithography process was the semiconductor process technology used by some semiconductor companies during the mid 1970s. This process had an effective channel length of roughly 3.5 µm between the source and drain. This process was later superseded by 3 µm, 2 µm, and 1.5 µm processes.

Industry[edit]

Fab
Process Name​
1st Production​
Contacted Gate Pitch​
Interconnect Pitch​
Metal Layers​
Technology​
Wafer
Intel Intel Motorola
HMOS-I HMOS-E  
1977    
 ? nm  ? nm  ? nm
 ? nm  ? nm  ? nm
1 2  ?
nMOS nMOS nMOS
 ?"  ?"  ?"

3.5 μm microcontrollers[edit]

This list is incomplete; you can help by expanding it.


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.