-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "3.5 µm lithography process"
(→Industry) |
(→Industry) |
||
Line 28: | Line 28: | ||
| nMOS || nMOS || nMOS | | nMOS || nMOS || nMOS | ||
|- | |- | ||
− | | ?" || ?" | + | | ?" || ?" || ?" |
{{scrolling table/end}} | {{scrolling table/end}} | ||
Revision as of 17:31, 4 June 2016
![]() |
|
The 3.5 μm lithography process was the semiconductor process technology used by some semiconductor companies during the mid 1970s. This process had an effective channel length of roughly 3.5 µm between the source and drain. This process was later superseded by 3 µm, 2 µm, and 1.5 µm processes.
Industry
Fab |
---|
Process Name |
1st Production |
Contacted Gate Pitch |
Interconnect Pitch |
Metal Layers |
Technology |
Wafer |
3.5 μm microcontrollers
This list is incomplete; you can help by expanding it.
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |