From WikiChip
Difference between revisions of "110 nm lithography process"
(Created page with "{{lithography processes}} The '''110 nm lithography process''' is a half-node semiconductor manufacturing process used as a stopgap between the [...") |
|||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{lithography processes}} | {{lithography processes}} | ||
| − | The '''110 nm lithography process''' is a [[technology node#half node|half-node]] semiconductor manufacturing process used as a stopgap between the [[130 nm lithography process|130 nm]] and [[90 nm lithography process|90 nm]] processes. 110 nm process was used in the early 2000s. | + | The '''110 nanometer (110 nm) lithography process''' is a [[technology node#half node|half-node]] semiconductor manufacturing process used as a stopgap between the [[130 nm lithography process|130 nm]] and [[90 nm lithography process|90 nm]] processes. 110 nm process was used in the early 2000s. |
== Industry == | == Industry == | ||
| Line 33: | Line 33: | ||
== 110 nm Microprocessors== | == 110 nm Microprocessors== | ||
{{expand list}} | {{expand list}} | ||
| + | |||
| + | [[category:lithography]] | ||
Latest revision as of 04:57, 20 July 2018
The 110 nanometer (110 nm) lithography process is a half-node semiconductor manufacturing process used as a stopgap between the 130 nm and 90 nm processes. 110 nm process was used in the early 2000s.
Industry[edit]
| Fab |
|---|
| Process Name |
| 1st Production |
| Type |
| |
| Contacted Gate Pitch |
| Interconnect Pitch (M1P) |
| SRAM bit cell |
| TSMC | UMC | On Semi | |||
|---|---|---|---|---|---|
| SP110 | |||||
| 2003 | |||||
| Bulk | |||||
| Value | 130 nm Δ | Value | 130 nm Δ | Value | 130 nm Δ |
| ? nm | ?x | ? nm | ?x | ? nm | ?x |
| ? nm | ?x | 320 nm | ?x | ? nm | ?x |
| ? µm2 | ?x | ? µm2 | ?x | ? µm2 | ?x |
110 nm Microprocessors[edit]
This list is incomplete; you can help by expanding it.