From WikiChip
Difference between revisions of "amd/List of AMD CPU sockets"
< amd

(Added BGA-2409.)
 
(One intermediate revision by the same user not shown)
Line 44: Line 44:
 
|2019||{{amd|Socket sTRX4|sTRX4|l=package}}||||||||||
 
|2019||{{amd|Socket sTRX4|sTRX4|l=package}}||||||||||
 
|-
 
|-
−
|2020||||||||{{amd|FP6|l=package}}||{{amd|FT5|l=package}}||{{amd|FP6|l=package}}
+
|2020||{{amd|Socket sWRX8|sWRX8|l=package}}||||||{{amd|FP6|l=package}}||{{amd|FT5|l=package}}||{{amd|FP6|l=package}}
 
|-
 
|-
 
|2022||{{amd|Socket AM5|AM5|l=package}}||{{amd|Socket AM5|AM5|l=package}}||{{amd|Socket SP5|SP5|l=package}}||||||
 
|2022||{{amd|Socket AM5|AM5|l=package}}||{{amd|Socket AM5|AM5|l=package}}||{{amd|Socket SP5|SP5|l=package}}||||||
Line 67: Line 67:
 
|{{amd|Slot A|l=package}}||1999||SEC||242||6||-||FSB||{{tchk|no}}||-||||
 
|{{amd|Slot A|l=package}}||1999||SEC||242||6||-||FSB||{{tchk|no}}||-||||
 
|-
 
|-
−
|{{amd|Socket A|l=package}}||2000||PGA||462||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-453.svg|x50px]]
+
|{{amd|Socket A|l=package}}||2000||PGA||462||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-453.svg|x50px]] [[File:CPGA-453.svg|x50px]]
 
|-
 
|-
 
|{{amd|Socket 563|l=package}}||2003||PGA||563||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-563.svg|x50px]]
 
|{{amd|Socket 563|l=package}}||2003||PGA||563||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-563.svg|x50px]]
Line 101: Line 101:
 
|{{amd|Socket sTRX4|l=package}}||2019||LGA||4094||17h||4 × 72 bit DDR4||4 × 16 PCIe4||{{tchk|no}}||||||[[File:FCLGA-4094.svg|x50px]]
 
|{{amd|Socket sTRX4|l=package}}||2019||LGA||4094||17h||4 × 72 bit DDR4||4 × 16 PCIe4||{{tchk|no}}||||||[[File:FCLGA-4094.svg|x50px]]
 
|-
 
|-
−
|{{amd|Socket sWRX8|l=package}}|| ||LGA||4094||17h, 19h||8 × 72 bit DDR4||8 × 16 PCIe4||{{tchk|no}}||||||[[File:FCLGA-4094.svg|x50px]]
+
|{{amd|Socket sWRX8|l=package}}||2020||LGA||4094||17h, 19h||8 × 72 bit DDR4||8 × 16 PCIe4||{{tchk|no}}||||||[[File:FCLGA-4094.svg|x50px]]
 
|-
 
|-
 
|{{amd|Socket AM5|l=package}}||2022||LGA||1718||19h||2 × 72 bit DDR5||16 + 4 + 4 PCIe4/5||{{tchk|yes}}||4 PCIe4/5||||[[File:LGA-1718.svg|x50px]]
 
|{{amd|Socket AM5|l=package}}||2022||LGA||1718||19h||2 × 72 bit DDR5||16 + 4 + 4 PCIe4/5||{{tchk|yes}}||4 PCIe4/5||||[[File:LGA-1718.svg|x50px]]
Line 137: Line 137:
 
|{{amd|Super Socket 7|l=package}}||1998||PGA||321||5||-||FSB||{{tchk|no}}||-||||[[File:CPGA-321.svg|x50px]]
 
|{{amd|Super Socket 7|l=package}}||1998||PGA||321||5||-||FSB||{{tchk|no}}||-||||[[File:CPGA-321.svg|x50px]]
 
|-
 
|-
−
|{{amd|Socket A|l=package}}||2000||PGA||462||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-453.svg|x50px]]
+
|{{amd|Socket A|l=package}}||2000||PGA||462||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-453.svg|x50px]] [[File:CPGA-453.svg|x50px]]
 
|-
 
|-
 
|{{amd|Socket 563|l=package}}||2003||PGA||563||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-563.svg|x50px]]
 
|{{amd|Socket 563|l=package}}||2003||PGA||563||6||-||FSB||{{tchk|no}}||-||||[[File:OPGA-563.svg|x50px]]
Line 227: Line 227:
 
!Name!!Year!!Type!!Pins!!Fam.!!MC!!I/O!!APU!!FCH!!Notes
 
!Name!!Year!!Type!!Pins!!Fam.!!MC!!I/O!!APU!!FCH!!Notes
 
|-
 
|-
−
|[https://en.wikipedia.org/wiki/Xbox_One Xbox One X]||2017||BGA||2409||16h||12 × 32 bit GDDR5||8 PCIe3||{{tchk|yes}}||integrated||Lidless package with stiffener frame, 50&nbsp;mm × 50&nbsp;mm, 0.8+&nbsp;mm multi-pitch<ref name="Paternoster2021">{{cite article|authors=Paternoster, Paul;Maki, Andy;Hernandez, Andres;Grossman, Mark;Lau, Michael;Sutherland, David;Mathad, Aditya|title=XBOX Series X: A Next-Generation Gaming Console SoC|date=2021-02|conference=Proceedings of IEEE ISSCC 2021|pages=46-48|doi=10.1109/ISSCC42613.2021.9366057}}</ref>
+
|{{wp|Xbox_One|Xbox One X}} {{amd|BGA-2409|l=pack}}||2017||BGA||2409||16h||12 × 32 bit GDDR5||8 PCIe3||{{tchk|yes}}||||[[File:BGA-2409.svg|x50px]]
 
|-
 
|-
−
|[https://en.wikipedia.org/wiki/Xbox_Series_X_and_Series_S Xbox Series X/S]||2020||BGA||2963||17h||20 × 16 bit GDDR6||8 PCIe4||{{tchk|yes}}||integrated||Lidless package with stiffener frame, 52.5&nbsp;mm × 52.5&nbsp;mm, 0.8+&nbsp;mm multi-pitch<ref name="Paternoster2021"/>
+
|[https://en.wikipedia.org/wiki/Xbox_Series_X_and_Series_S Xbox Series X/S]||2020||BGA||2963||17h||20 × 16 bit GDDR6||8 PCIe4||{{tchk|yes}}||||Lidless package with stiffener frame, 52.5&nbsp;mm × 52.5&nbsp;mm, 0.8+&nbsp;mm multi-pitch<ref name="ISSCC2021-XSX"/><ref name="Paternoster2021"/>
 
|}
 
|}
−
<references/>
+
<references>
 +
<ref name="ISSCC2021-XSX">{{cite presentation|presenters=Paternoster, Paul|authors=Maki, Andy;Hernandez, Andres;Grossman, Mark;Lau, Michael;Sutherland, David;Mathad, Aditya|title=XBOX SERIES X SoC – A Next Generation Gaming Console|slides=File:ISSCC2021 3.1 XSX Paternoster slides.pdf|date=2021-02-15|conference=IEEE ISSCC 2021|session=3.1}}</ref>
 +
<ref name="Paternoster2021">{{cite article|authors=Paternoster, Paul;Maki, Andy;Hernandez, Andres;Grossman, Mark;Lau, Michael;Sutherland, David;Mathad, Aditya|title=XBOX Series X: A Next-Generation Gaming Console SoC|date=2021-02|conference=Proceedings of IEEE ISSCC 2021|pages=46-48|doi=10.1109/ISSCC42613.2021.9366057}}</ref>
 +
</references>
  
 
== Packages to Scale ==
 
== Packages to Scale ==
Line 261: Line 264:
 
[[File:CPGA-321.svg|191px|Socket 7/Super 7 49.5 mm × 49.5 mm]]
 
[[File:CPGA-321.svg|191px|Socket 7/Super 7 49.5 mm × 49.5 mm]]
 
[[File:OPGA-453.svg|191px|Socket A 49.5 mm × 49.5 mm]]
 
[[File:OPGA-453.svg|191px|Socket A 49.5 mm × 49.5 mm]]
−
<span style="width:189px;height:189px;line-height:189px;border:1px solid #000;display:inline-block;text-align:center" title="XBox One X 50 mm × 50 mm">XBox One X</span>
+
[[File:BGA-2409.svg|193px|XBox One X BGA-2409 50 mm × 50 mm]]
 
<span style="width:198px;height:198px;line-height:198px;border:1px solid #000;display:inline-block;text-align:center" title="XBox Series X/S 52.5 mm × 52.5 mm">XBox Series X/S</span>
 
<span style="width:198px;height:198px;line-height:198px;border:1px solid #000;display:inline-block;text-align:center" title="XBox Series X/S 52.5 mm × 52.5 mm">XBox Series X/S</span>
 
[[File:LGA-1944.svg|231px|G34 60 mm × 42.5 mm]]
 
[[File:LGA-1944.svg|231px|G34 60 mm × 42.5 mm]]
 
[[File:FCLGA-4094.svg|289px|SP3/TR4/sTRX4/sWRX8 75.4 mm × 58.5 mm]]
 
[[File:FCLGA-4094.svg|289px|SP3/TR4/sTRX4/sWRX8 75.4 mm × 58.5 mm]]
 
[[File:LGA-6096.svg|289px|SP5 75.4 mm × 72.0 mm]]
 
[[File:LGA-6096.svg|289px|SP5 75.4 mm × 72.0 mm]]

Latest revision as of 02:01, 17 May 2023


Overview[edit]

Year Desktop Desktop APU Server Mobile Tablet Embedded
1998 Super 7 Super 7
1999 Slot A
2000 Socket A Socket A
2003 754, 940 940 563, 754
2004 939
2006 AM2, Fr3 F S1g1
2007 AM2+ Fr2
2008 Fr5 S1g2
2009 AM3 Fr6 S1g3 ASB1
2010 C32, G34 S1g4 ASB2
2011 FM1 FS1 FT1 FT1
2012 AM3+ FM2 FS1r2, FP2 FP2
2013 FT3 FT3
2014 FM2+, AM1 FP3 FT3b FP3, FT3b, SP1
2015 FP4 FP4
2016 AM4 AM4 FT4
2017 TR4 SP3
2018 FP5 FP5, SP4, SP4r2
2019 sTRX4
2020 sWRX8 FP6 FT5 FP6
2022 AM5 AM5 SP5

Desktop/HEDT/Workstation Sockets[edit]

Name (a.k.a.) Year Type[1] Contacts x86 CPU Family MC[2] I/O lanes[3] APU[4] FCH[5] Notes Package[6]
Super Socket 7 1998 PGA 321 5 - FSB ✘ - CPGA-321.svg
Slot A 1999 SEC 242 6 - FSB ✘ -
Socket A 2000 PGA 462 6 - FSB ✘ - OPGA-453.svg x50px
Socket 563 2003 PGA 563 6 - FSB ✘ - OPGA-563.svg
Socket 754 2003 PGA 754 0Fh 72 bit DDR 16 HT1 ✘ - OPGA-754.svg
Socket 940 2003 PGA 940 0Fh 144 bit DDR 3 × 16 HT1 ✘ - OPGA-940 S940.svg CPGA-940.svg
Socket 939 2004 PGA 939 0Fh 144 bit DDR 16 HT1 ✘ - OPGA-939.svg
Socket AM2 2006 PGA 940 NPT 0Fh 144 bit DDR2 16 HT1 ✘ - OPGA-940 AM2.svg
Socket Fr3 2006 LGA 1207 NPT 0Fh 2 × 72 bit DDR2 3 × 16 HT1 ✘ - LGA-1207 F.svg
Socket AM2+ (AM2r2) 2007 PGA 940 10h 2 × 72 bit DDR2 16 HT3 ✘ - OPGA-940 AM2.svg
Socket AM3 2009 PGA 938 10h 2 × 72 bit DDR2/3 16 HT3 ✘ - OPGA-938.svg OPGA-940 AM3.svg
Socket FM1 2011 PGA 905 12h 2 × 72 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 OPGA-905.svg
Socket AM3+ (AM3b) 2012 PGA 941 15h 2 × 72 bit DDR3 16 HT3 ✘ - OPGA-941.svg
Socket FM2 2012 PGA 904 15h 2 × 64 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 OPGA-904.svg
Socket AM1 (FS1b) 2014 PGA 721 16h 72 bit DDR3 4 + 4 PCIe2 ✔ integrated OPGA-721.svg
Socket FM2+ (FM2b, FM2r2) 2014 PGA 906 15h 2 × 64 bit DDR3 16 + 4 PCIe2/3 ✔ 4 PCIe2 OPGA-906.svg
Socket AM4 2016 PGA 1331 15h, 17h, 19h 2 × 72 bit DDR3/4 16 + 4 PCIe3/4 ✔ 4 PCIe3/4 socket am4.svg
Socket TR4 (SP3r2) 2017 LGA 4094 17h 4 × 72 bit DDR4 4 × 16 PCIe3 ✘ FCLGA-4094.svg
Socket sTRX4 2019 LGA 4094 17h 4 × 72 bit DDR4 4 × 16 PCIe4 ✘ FCLGA-4094.svg
Socket sWRX8 2020 LGA 4094 17h, 19h 8 × 72 bit DDR4 8 × 16 PCIe4 ✘ FCLGA-4094.svg
Socket AM5 2022 LGA 1718 19h 2 × 72 bit DDR5 16 + 4 + 4 PCIe4/5 ✔ 4 PCIe4/5 LGA-1718.svg
  1. ↑ PGA = Pin Grid Array, BGA = Ball Grid Array (CPU package soldered directly to the motherboard), LGA = Land Grid Array, SEC = Single Edge Cartridge (printed circuit board with an edge connector similar to graphics cards).
  2. ↑ If processors for this socket integrate a Memory Controller, the number of independent channels times the maximum channel width in bits, including ECC lanes. Not all processors for this socket may support ECC.
  3. ↑ FSB = Front Side Bus (memory and I/O interfaces provided by the chipset), HTx = HyperTransport generation x link (I/O interfaces provided by the chipset), PCIex = Peripheral Component Interconnect Express generation x link. Note HT and PCIe links support bifurcation, e.g. 1x16 into 2x8 links. The table lists the maximum number of lanes and interfaces. Some processors may support fewer, and some motherboards may use alternative functions of these pins.
  4. ↑ This socket has graphics interfaces (DisplayPort, HDMI, VGA, etc.) to accommodate Accelerated Processing Units i.e. processors with integrated graphics. Not all processors for this socket may integrate a graphics processor.
  5. ↑ The number of dedicated I/O lanes to the Fusion Controller Hub a.k.a. chipset, equivalent to Intel's Platform Controller Hub. The FCH mainly serves as an I/O expander. A controller hub may be integrated on the processor, in this case the CPU package and socket has suitable I/O interfaces (USB, SATA, LPC, SMBus, etc.), sometimes in addition to the FCH interface.
  6. ↑ CPU package bottom view, not to scale.

Server Sockets[edit]

Name Year Type Contacts Fam. MC I/O lanes APU SCH Notes Package
Socket 940 2003 PGA 940 0Fh 144 bit DDR 3 × 16 HT1 ✘ - OPGA-940 S940.svg CPGA-940.svg
Socket F 2006 LGA 1207 NPT 0Fh 2 × 72 bit DDR2 3 × 16 HT1 ✘ - LGA-1207 F.svg
Socket Fr2 2007 LGA 1207 NPT 0Fh, 10h 2 × 72 bit DDR2 3 × 16 HT1 ✘ - LGA-1207 F.svg
Socket Fr5 2008 LGA 1207 NPT 0Fh, 10h 2 × 72 bit DDR2 3 × 16 HT1/3 ✘ - LGA-1207 F.svg
Socket Fr6 2009 LGA 1207 10h 2 × 72 bit DDR2 3 × 16 HT3 ✘ - LGA-1207 F.svg
Socket C32 2010 LGA 1207 10h, 15h 2 × 72 bit DDR3 3 × 16 HT3 ✘ - LGA-1207 C32.svg
Socket G34 2010 LGA 1944 10h, 15h 4 × 72 bit DDR3 3 × 16 + 2 × 8 HT3 ✘ - LGA-1944.svg
Socket SP3 2017 LGA 4094 17h, 19h 8 × 72 bit DDR4 8 × 16 PCIe3/4 ✘ integrated FCLGA-4094.svg
Socket SP5 2022 LGA 6096 19h 12 × 80 bit DDR5 8 × 16 PCIe5 ✘ integrated LGA-6096.svg


Mobile Sockets (mainstream)[edit]

Name Year Type Pins Fam. MC I/O lanes APU FCH Notes Package
Super Socket 7 1998 PGA 321 5 - FSB ✘ - CPGA-321.svg
Socket A 2000 PGA 462 6 - FSB ✘ - OPGA-453.svg x50px
Socket 563 2003 PGA 563 6 - FSB ✘ - OPGA-563.svg
Socket 754 2003 PGA 754 0Fh 72 bit DDR 16 HT1 ✘ - OPGA-754.svg
Socket S1g1 2006 PGA 638 NPT 0Fh 144 bit DDR2 16 HT1 ✘ - OPGA-638.svg
Socket S1g2 2008 PGA 638 11h 2 × 64 bit DDR2 16 HT3 ✘ - OPGA-638.svg
Socket S1g3 2009 PGA 638 10h 2 × 64 bit DDR2 16 HT3 ✘ - OPGA-638.svg
Package ASB1 2009 BGA 812 NPT 0Fh 144 bit DDR2 16 HT1 ✘ - BGA-812.svg
Socket S1g4 2010 PGA 638 10h 2 × 64 bit DDR3 16 HT3 ✘ - OPGA-638.svg
Package ASB2 2010 BGA 812 10h 2 × 72 bit DDR3 16 HT3 ✘ - BGA-812.svg
Socket FS1 2011 PGA 722 12h 2 × 64 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 OPGA-722.svg
Socket FS1r2 2012 PGA 722 15h 2 × 64 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 OPGA-722.svg
Package FP2 2012 BGA 827 15h 2 × 64 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 BGA-827.svg
Package FP3 2014 BGA 854 15h 2 × 72 bit DDR3 16 + 8 PCIe2/3 ✔ 4 PCIe2 BGA-854.svg
Package FP4 2015 BGA 968 15h, 16h 2 × 72 bit DDR3/4 8 + 4 PCIe3 ✔ integrated BGA-968.svg
Package FP5 2018 BGA 1140 17h 2 × 72 bit DDR4 8 + 8 PCIe3 ✔ integrated BGA-1140.svg
Package FP6 2020 BGA 1140 17h 2 × 72 bit DDR4
4 × 32 bit LPDDR4x		 8 + 12 PCIe3 ✔ integrated BGA-1140.svg


Mobile Sockets (ultrathin, tablet)[edit]

Name Year Type Pins Fam. MC I/O lanes APU FCH Notes Package
Package FT1 2011 BGA 413 14h 64 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-413.svg
Package FT3 2013 BGA 769 16h 72 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-769.svg
Package FT3b 2014 BGA 769 16h 72 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-769.svg
Package FT4 2016 BGA 769 15h 64 bit DDR3/4 8 PCIe3 ✔ integrated BGA-769.svg
Package FT5 2020 BGA 17h 2 × ?? bit DDR4 8 PCIe3 ✔ integrated


Embedded Sockets[edit]

Name Year Type Pins Fam. MC I/O lanes APU FCH Notes Package
Package ASB1 2009 BGA 812 NPT 0Fh 144 bit DDR2 16 HT1 ✘ - BGA-812.svg
Package ASB2 2010 BGA 812 10h 2 × 72 bit DDR3 16 HT3 ✘ - BGA-812.svg
Package FT1 2011 BGA 413 14h 64 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-413.svg
Package FP2 2012 BGA 827 15h 2 × 64 bit DDR3 16 + 4 PCIe2 ✔ 4 PCIe2 BGA-827.svg
Package FT3 2013 BGA 769 16h 72 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-769.svg
Package FP3 2014 BGA 854 15h 2 × 72 bit DDR3 16 + 8 PCIe2/3 ✔ 4 PCIe2 BGA-854.svg
Package SP1 2014 BGA 1021 2 × 72 bit DDR3/4 8 PCIe3 ✘ integrated
Package FT3b 2014 BGA 769 16h 72 bit DDR3 4 PCIe2 ✔ 4 PCIe2 BGA-769.svg
Package FP4 2015 BGA 968 15h, 16h 2 × 72 bit DDR3/4 8 + 4 PCIe3 ✔ integrated BGA-968.svg
Package FP5 2018 BGA 1140 17h 2 × 72 bit DDR4 8 + 8 PCIe3 ✔ integrated BGA-1140.svg
Socket SP3 2017 LGA 4094 17h 8 × 72 bit DDR4 8 × 16 PCIe3 ✘ integrated [1] FCLGA-4094.svg
Package SP4 2018 BGA 17h 4 × 72 bit DDR4 4 × 16 PCIe3 ✘ integrated
Package SP4r2 2018 BGA 17h 2 × 72 bit DDR4 2 × 16 PCIe3 ✘ integrated
Package FP6 2020 BGA 1140 17h 2 × 72 bit DDR4
4 × 32 bit LPDDR4x		 8 + 12 PCIe3 ✔ integrated BGA-1140.svg
  1. ↑ Embedded versions of EPYC 7001 & 7002 processors, hence Family 17h only.

Game Consoles[edit]

Name Year Type Pins Fam. MC I/O APU FCH Notes
Xbox One X BGA-2409 2017 BGA 2409 16h 12 × 32 bit GDDR5 8 PCIe3 ✔ BGA-2409.svg
Xbox Series X/S 2020 BGA 2963 17h 20 × 16 bit GDDR6 8 PCIe4 ✔ Lidless package with stiffener frame, 52.5 mm × 52.5 mm, 0.8+ mm multi-pitch[1][2]
  1. ↑ Paternoster, Paul et al. XBOX SERIES X SoC – A Next Generation Gaming Console (Presentation, Slides). IEEE ISSCC 2021, 3.1. February 15, 2021
  2. ↑ Paternoster, Paul et al. (2021). XBOX Series X: A Next-Generation Gaming Console SoC. Proceedings of IEEE ISSCC 2021. pp. 46-48. doi:10.1109/ISSCC42613.2021.9366057

Packages to Scale[edit]

FT1 19 mm × 19 mm (BGA) FT3/FT3b/FT4 24.5 mm × 24.5 mm (BGA) ASB1/ASB2 27 mm × 27 mm (BGA) FP2 31 mm × 27 mm (BGA) FP3 29 mm × 32 mm (BGA) FP4 37 mm × 29 mm (BGA) FP5/FP6 35 mm × 25 mm (BGA) Socket 563 33 mm × 33 mm S1 35 mm × 35 mm FS1/FS1r2 35 mm × 35 mm AM1 35 mm × 35 mm Socket 754 40 mm × 40 mm Socket 940 40 mm × 40 mm Socket 939 40 mm × 40 mm Socket F 40 mm × 40 mm C32 40 mm × 40 mm AM2/AM2+ 40 mm × 40 mm FM1 40 mm × 40 mm AM3 40 mm × 40 mm AM3+ 40 mm × 40 mm FM2 40 mm × 40 mm FM2+ 40 mm × 40 mm AM4 40 mm × 40 mm AM5 40 mm × 40 mm SP4/SP4r2 Socket 7/Super 7 49.5 mm × 49.5 mm Socket A 49.5 mm × 49.5 mm XBox One X BGA-2409 50 mm × 50 mm XBox Series X/S G34 60 mm × 42.5 mm SP3/TR4/sTRX4/sWRX8 75.4 mm × 58.5 mm SP5 75.4 mm × 72.0 mm

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/List_of_AMD_CPU_sockets&oldid=101801"