From WikiChip
Difference between revisions of "list of microarchitectures"

m (→‎Intel)
(→‎Intel)
 
(2 intermediate revisions by 2 users not shown)
Line 100: Line 100:
 
* {{armh|Cortex-R7|l=arch}}
 
* {{armh|Cortex-R7|l=arch}}
 
* {{armh|Cortex-R8|l=arch}}
 
* {{armh|Cortex-R8|l=arch}}
 +
* {{armh|Neoverse N1|l=arch}}
 
* {{armh|SecurCore SC000|l=arch}}
 
* {{armh|SecurCore SC000|l=arch}}
 
* {{armh|SecurCore SC100|l=arch}}
 
* {{armh|SecurCore SC100|l=arch}}
 
* {{armh|SecurCore SC300|l=arch}}
 
* {{armh|SecurCore SC300|l=arch}}
 +
 
}}
 
}}
−
 
  
 
== [[Cavium]]==
 
== [[Cavium]]==
Line 159: Line 160:
 
* {{intel|80386|l=arch}}
 
* {{intel|80386|l=arch}}
 
* {{intel|80486|l=arch}}
 
* {{intel|80486|l=arch}}
 +
 
* {{intel|P5|l=arch}}
 
* {{intel|P5|l=arch}}
 
* {{intel|P6|l=arch}}
 
* {{intel|P6|l=arch}}
 
* {{intel|NetBurst|l=arch}}
 
* {{intel|NetBurst|l=arch}}
 
* {{intel|Enhanced NetBurst|l=arch}}
 
* {{intel|Enhanced NetBurst|l=arch}}
−
* {{intel|Core|l=arch}}
+
 
 +
* '''{{intel|Core|l=arch}}'''
 
* {{intel|Penryn|l=arch}}
 
* {{intel|Penryn|l=arch}}
 
* {{intel|Nehalem|l=arch}}
 
* {{intel|Nehalem|l=arch}}
 
* {{intel|Westmere|l=arch}}
 
* {{intel|Westmere|l=arch}}
 +
 
* {{intel|Sandy Bridge|l=arch}}
 
* {{intel|Sandy Bridge|l=arch}}
 
* {{intel|Ivy Bridge|l=arch}}
 
* {{intel|Ivy Bridge|l=arch}}
 
* {{intel|Haswell|l=arch}}
 
* {{intel|Haswell|l=arch}}
 
* {{intel|Broadwell|l=arch}}
 
* {{intel|Broadwell|l=arch}}
−
* Skylake ({{intel|Skylake|client}}, {{intel|Skylake (server)|server}})
+
 
 +
* '''[[Big Cores]]''' (Client)
 +
* [[Skylake]] ({{intel|Skylake|client}}, {{intel|Skylake (server)|server}})
 
* {{intel|Kaby Lake|l=arch}}
 
* {{intel|Kaby Lake|l=arch}}
 
* {{intel|Coffee Lake|l=arch}}
 
* {{intel|Coffee Lake|l=arch}}
 +
 
* {{intel|Cascade Lake|l=arch}}
 
* {{intel|Cascade Lake|l=arch}}
−
* {{intel|Cannonlake|l=arch}} ("Skymont")
+
* {{intel|Cannon Lake|l=arch}}
−
* {{intel|Ice Lake|l=arch}}
+
* {{intel|Ice Lake|l=arch}} (2019/2021)
−
* {{intel|Tigerlake|l=arch}}
+
* {{intel|Tiger Lake|l=arch}} (2020)
−
* {{intel|Sapphire Rapids|l=arch}}
+
 
 +
* {{intel|Alder Lake|l=arch}} (2021)
 +
* {{intel|Raptor Lake|l=arch}} (2022)
 +
* {{intel|Meteor Lake|l=arch}} (2023)
 +
* {{intel|Lunar Lake|l=arch}} (2024)
 +
 
 +
* {{intel|Arrow Lake|l=arch}} (2024)
 +
* {{intel|Panther Lake|l=arch}} (2025)
 +
* {{intel|Bartnett Lake|l=arch}} (2025)
 +
* {{intel|Wildcat Lake|l=arch}} (2025)
 +
 
 +
* {{intel|Nova Lake|l=arch}} (2026)
 +
* {{intel|Razer Lake|l=arch}} (2027)
 +
* {{intel|Titan Lake|l=arch}} (2027)
 +
}}
 +
'''Mainstream (Server):'''
 +
{{collist
 +
| count = 3
 +
|
 +
* {{intel|Sapphire Rapids|l=arch}} (2023)
 +
* {{intel|Granite Rapids|l=arch}} (2024)
 +
* {{intel|Sierra Forest|l=arch}} (2024)
 +
 
 +
* {{intel|Emerald Rapids|l=arch}} (2023)
 +
* {{intel|Diamond Rapids|l=arch}} (2025)
 +
* {{intel|Clearwater Forest|l=arch}} (2025)
 
}}
 
}}
 
'''ULP ([[x86]]):'''
 
'''ULP ([[x86]]):'''
 
{{collist
 
{{collist
−
| count = 2
+
| count = 4
 
|
 
|
 +
* '''[[Small Cores]]''' ([[Intel Atom]])
 
* {{intel|Bonnell|l=arch}}
 
* {{intel|Bonnell|l=arch}}
 
* {{intel|Saltwell|l=arch}}
 
* {{intel|Saltwell|l=arch}}
 
* {{intel|Silvermont|l=arch}}
 
* {{intel|Silvermont|l=arch}}
 +
 
* {{intel|Airmont|l=arch}}
 
* {{intel|Airmont|l=arch}}
 
* {{intel|Goldmont|l=arch}}
 
* {{intel|Goldmont|l=arch}}
 
* {{intel|Goldmont Plus|l=arch}}
 
* {{intel|Goldmont Plus|l=arch}}
 +
* {{intel|Tremont|l=arch}} (2020)
 +
 +
* {{intel|Gracemont|l=arch}} (2021)
 +
* {{intel|Crestmont|l=arch}} (2023)
 +
* {{intel|Skymont|l=arch}} (2024)
 +
* {{intel|Darkmont|l=arch}} (2025)
 
}}
 
}}
−
'''MCU:'''
+
'''MCU/3D:'''
 
{{collist
 
{{collist
−
| count = 1
+
| count = 4
 
|
 
|
 +
* '''[[Lake]]'''
 
* {{intel|Lakemont|l=arch}}
 
* {{intel|Lakemont|l=arch}}
 +
* {{intel|Lakefield|l=arch}} (2020)
 +
* ''[[Foveros]]''
 
}}
 
}}
 +
 
'''ULP ([[ARM]]):'''
 
'''ULP ([[ARM]]):'''
 
{{collist
 
{{collist
 
| count = 3
 
| count = 3
 
|
 
|
−
* {{intel|XScale|l=arch}}
+
* {{marvell|XScale}}
 
* {{intel|XScale 2|l=arch}}
 
* {{intel|XScale 2|l=arch}}
 
* {{intel|XScale 3|l=arch}}
 
* {{intel|XScale 3|l=arch}}
Line 215: Line 259:
 
* {{intel|Madison|l=arch}}
 
* {{intel|Madison|l=arch}}
 
* {{intel|Deerfield|l=arch}}
 
* {{intel|Deerfield|l=arch}}
 +
 
* {{intel|Hondo|l=arch}}
 
* {{intel|Hondo|l=arch}}
 
* {{intel|Madison 9M|l=arch}}
 
* {{intel|Madison 9M|l=arch}}
 
* {{intel|Fanwood|l=arch}}
 
* {{intel|Fanwood|l=arch}}
 
* {{intel|Montecito|l=arch}}
 
* {{intel|Montecito|l=arch}}
 +
 
* {{intel|Chivano|l=arch}}
 
* {{intel|Chivano|l=arch}}
 
* {{intel|Millington|l=arch}}
 
* {{intel|Millington|l=arch}}
 
* {{intel|Montvale|l=arch}}
 
* {{intel|Montvale|l=arch}}
 
* {{intel|Tukwila|l=arch}}
 
* {{intel|Tukwila|l=arch}}
 +
 
* {{intel|Dimona|l=arch}}
 
* {{intel|Dimona|l=arch}}
 
* {{intel|Poulson|l=arch}}
 
* {{intel|Poulson|l=arch}}
Line 234: Line 281:
 
* {{intel|Knights Ferry|l=arch}}
 
* {{intel|Knights Ferry|l=arch}}
 
* {{intel|Knights Corner|l=arch}}
 
* {{intel|Knights Corner|l=arch}}
 +
 
* {{intel|Knights Landing|l=arch}}
 
* {{intel|Knights Landing|l=arch}}
 
* {{intel|Knights Hill|l=arch}}
 
* {{intel|Knights Hill|l=arch}}
Line 240: Line 288:
 
'''GPU:'''
 
'''GPU:'''
 
{{collist
 
{{collist
−
| count = 3
+
| count = 4
 
| width = 500px
 
| width = 500px
 
|
 
|
Line 247: Line 295:
 
* {{intel|Gen3|l=arch}}
 
* {{intel|Gen3|l=arch}}
 
* {{intel|Gen3.5|l=arch}}
 
* {{intel|Gen3.5|l=arch}}
 +
 
* {{intel|Gen4|l=arch}}
 
* {{intel|Gen4|l=arch}}
 
* {{intel|Gen5|l=arch}}
 
* {{intel|Gen5|l=arch}}
 
* {{intel|Gen5.75|l=arch}} ("Ironlake")
 
* {{intel|Gen5.75|l=arch}} ("Ironlake")
 
* {{intel|Gen6|l=arch}}
 
* {{intel|Gen6|l=arch}}
 +
 
* {{intel|Gen7|l=arch}}
 
* {{intel|Gen7|l=arch}}
 
* {{intel|Gen7.5|l=arch}}
 
* {{intel|Gen7.5|l=arch}}
 
* {{intel|Gen8|l=arch}}
 
* {{intel|Gen8|l=arch}}
 
* {{intel|Gen9|l=arch}}
 
* {{intel|Gen9|l=arch}}
 +
 
* {{intel|Gen9.5|l=arch}}
 
* {{intel|Gen9.5|l=arch}}
 
* {{intel|Gen10|l=arch}}
 
* {{intel|Gen10|l=arch}}
Line 317: Line 368:
 
== See also ==
 
== See also ==
 
* [[Microarchitecture]]
 
* [[Microarchitecture]]
 +
 +
[[Category:microprocessors]]

Latest revision as of 03:01, 4 April 2025

Below is a list of microarchitectures organized by company, alphabetized.


AMD[edit]

Mainstream:

ULV:

GPU:

Apple[edit]

ARM Holdings[edit]


Cavium[edit]


IBM[edit]

POWER:

Cell:

Z:

Intel[edit]

Mainstream (x86):

Mainstream (Server):

ULP (x86):

MCU/3D:

ULP (ARM):

Server (EPIC) (Itanium):

MIC Architectures:

GPU:

Loongson[edit]


Marvell[edit]


Nvidia[edit]


Qualcomm[edit]

Samsung[edit]


See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=list_of_microarchitectures&oldid=103145"