From WikiChip
Gen10 - Microarchitectures - Intel
| Gen10 µarch | |
| Arch Type | GPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2017 |
| Process | 0.01 μm 10 nm
1.0e-5 mm |
| Succession | |
| ← | → |
| Gen9.5 | Gen11 |
Gen10 (Generation 10) is the microarchitecture for Intel's graphics processing unit utilized by Cannonlake-based microprocessors. Gen10 is the successor to Gen9.5 used by Kaby Lake.
Contents
Codenames[edit]
Various models support different Graphics Tiers (GT) which provides different levels of performance. Some models also support an additional eDRAM side cache.
| Code Name | Description |
|---|---|
| GT1 | Contains 1 slice with 24 execution units. |
| GT2 | Contains 1 slice with 40 execution units. |
| GT3 | Contains 2 slices with 48 execution units. |
| GT3e | Contains 2 slices with 48 execution units. Has an additional eDRAM side cache. |
| GT4e | Contains 3 slices with 72 execution units. Has an additional eDRAM side cache. |
Models[edit]
| This section is empty; you can help add the missing info by editing this page. |
Hardware Accelerated Video[edit]
| This section is empty; you can help add the missing info by editing this page. |
Architecture[edit]
Key changes from Gen9.5[edit]
| This section is empty; you can help add the missing info by editing this page. |
Facts about "Gen10 - Microarchitectures - Intel"
| codename | Gen10 + |
| designer | Intel + |
| first launched | 2017 + |
| full page name | intel/microarchitectures/gen10 + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | GPU + |
| name | Gen10 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |