From WikiChip
Difference between revisions of "arm holdings/cortex"
(→Cores) |
(→Part numbers) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 556: | Line 556: | ||
// is used in programs like sys-utils return StringSwitch <const char *> (Part) --> | // is used in programs like sys-utils return StringSwitch <const char *> (Part) --> | ||
| − | {| class="wikitable sortable" cellpadding="3px" style="border: 1px solid black; border-spacing: 0px; width: | + | {| border="0" cellpadding="5" width="75%" |
| + | |- | ||
| + | |width="30%" valign="top" align="left"| | ||
| + | {| class="wikitable sortable" cellpadding="3px" style="border: 1px solid black; border-spacing: 0px; width: 95%; text-align:center; | ||
|- | |- | ||
! Part number !! [[Microarchitecture|µArch]] | ! Part number !! [[Microarchitecture|µArch]] | ||
| Line 583: | Line 586: | ||
|- | |- | ||
| 0xc0e || {{armh|Cortex-A17|l=arch}} | | 0xc0e || {{armh|Cortex-A17|l=arch}} | ||
| + | |- | ||
| + | | | ||
| + | |- | ||
| + | | 0xc18 || Cortex-R8 | ||
| + | |- | ||
| + | | 0xd13 || Cortex-R52 | ||
| + | |- | ||
| + | | 0xd16 || Cortex-R52+ | ||
| + | |- | ||
| + | | 0xd15 || Cortex-R82 | ||
| + | |- | ||
| + | | 0xd14 || Cortex-R82AE ° | ||
|- | |- | ||
| | | | ||
| Line 604: | Line 619: | ||
| 0xd23 || Cortex-M85 | | 0xd23 || Cortex-M85 | ||
|- | |- | ||
| − | | | + | |} |
| + | |width="30%" valign="top" align="left"| | ||
| + | {| class="wikitable sortable" cellpadding="3px" style="border: 1px solid black; border-spacing: 0px; width: 95%; text-align:center; | ||
|- | |- | ||
| − | | | + | ! Part number !! [[Microarchitecture|µArch]] |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
|- | |- | ||
| 0xd02 || {{armh|Cortex-A34|l=arch}} | | 0xd02 || {{armh|Cortex-A34|l=arch}} | ||
| Line 628: | Line 637: | ||
| 0xd06 || {{armh|Cortex-A65|l=arch}} | | 0xd06 || {{armh|Cortex-A65|l=arch}} | ||
|- | |- | ||
| − | | 0xd43 || Cortex-A65AE | + | | 0xd43 || Cortex-A65AE ° |
| + | |- | ||
| + | | | ||
|- | |- | ||
| 0xd08 || {{armh|Cortex-A72|l=arch}} | | 0xd08 || {{armh|Cortex-A72|l=arch}} | ||
| Line 638: | Line 649: | ||
| 0xd0b || {{armh|Cortex-A76|l=arch}} | | 0xd0b || {{armh|Cortex-A76|l=arch}} | ||
|- | |- | ||
| − | | 0xd0e || Cortex-A76AE | + | | 0xd0e || Cortex-A76AE ° |
|- | |- | ||
| 0xd0d || {{armh|Cortex-A77|l=arch}} | | 0xd0d || {{armh|Cortex-A77|l=arch}} | ||
| Line 644: | Line 655: | ||
| 0xd41 || {{armh|Cortex-A78|l=arch}} | | 0xd41 || {{armh|Cortex-A78|l=arch}} | ||
|- | |- | ||
| − | | 0xd42 || Cortex-A78AE | + | | 0xd42 || Cortex-A78AE ° |
|- | |- | ||
| 0xd4b || Cortex-A78C | | 0xd4b || Cortex-A78C | ||
| + | |- | ||
| + | | | ||
|- | |- | ||
| 0xd46 || {{armh|Cortex-A510|l=arch}} | | 0xd46 || {{armh|Cortex-A510|l=arch}} | ||
| Line 652: | Line 665: | ||
| 0xd80 || {{armh|Cortex-A520|l=arch}} | | 0xd80 || {{armh|Cortex-A520|l=arch}} | ||
|- | |- | ||
| − | | 0xd88 || Cortex-A520AE | + | | 0xd88 || Cortex-A520AE ° |
| − | |- | + | |- <!-- |
| + | | 0xd8a || <s>Cortex-A530</s> <!-- Lumex C1-Nano --> | ||
| + | |- --> | ||
| 0xd47 || {{armh|Cortex-A710|l=arch}} | | 0xd47 || {{armh|Cortex-A710|l=arch}} | ||
|- | |- | ||
| Line 660: | Line 675: | ||
| 0xd81 || {{armh|Cortex-A720|l=arch}} | | 0xd81 || {{armh|Cortex-A720|l=arch}} | ||
|- | |- | ||
| − | | 0xd89 || Cortex-A720AE | + | | 0xd89 || Cortex-A720AE ° |
|- | |- | ||
| 0xd87 || {{armh|Cortex-A725|l=arch}} | | 0xd87 || {{armh|Cortex-A725|l=arch}} | ||
| + | |- <!-- | ||
| + | | 0xd8b || <s>Cortex-A730</s> <!-- Lumex C1-Pro --> | ||
| + | |- --> | ||
| + | | 0xd8f || Cortex-A320 ^<!-- Lumex C1-Pico ? --> | ||
|- | |- | ||
| − | | | + | |} |
| + | |width="30%" valign="top" align="left"| | ||
| + | {| class="wikitable sortable" cellpadding="3px" style="border: 1px solid black; border-spacing: 0px; width: 95%; text-align:center; | ||
| + | |- | ||
| + | ! Part number !! [[Microarchitecture|µArch]] | ||
|- | |- | ||
| 0xd44 || {{armh|Cortex-X1|l=arch}} | | 0xd44 || {{armh|Cortex-X1|l=arch}} | ||
| Line 677: | Line 700: | ||
|- | |- | ||
| 0xd85 || {{armh|Cortex-X925|l=arch}} | | 0xd85 || {{armh|Cortex-X925|l=arch}} | ||
| + | |- <!-- | ||
| + | | 0xd8c || <s>Cortex-X930</s> <!-- Lumex C1-Ultra --> | ||
| + | |- --> | ||
| + | | | ||
| + | |- | ||
| + | | 0xd8f || Lumex C1-Pico ? ^ <!-- ex Cortex-A320 ? --> | ||
| + | |- | ||
| + | | 0xd8a || Lumex C1-Nano ^ <!-- ex Cortex-A530 --> | ||
| + | |- | ||
| + | | 0xd8b || Lumex C1-Pro ^ <!-- ex Cortex-A730 --> | ||
| + | |- | ||
| + | | 0xd90 || Lumex C1-Premium <!-- Cortex-X930 (Alto) --> | ||
| + | |- | ||
| + | | 0xd8c || Lumex C1-Ultra ^ <!-- Cortex-X930 (Travis) --> | ||
|- | |- | ||
| | | | ||
| Line 694: | Line 731: | ||
| 0xd84 || {{armh|Neoverse V3|l=arch}} | | 0xd84 || {{armh|Neoverse V3|l=arch}} | ||
|- | |- | ||
| − | | 0xd83 || Neoverse-V3AE | + | | 0xd83 || Neoverse-V3AE ° |
|- | |- | ||
| + | |} | ||
|} | |} | ||
| + | |||
| + | Note: ''Orbis'' (ex Cortex-M) • [[#ARM Orbis|Orbis series]] | ||
| + | :° - ''Zena'' (ex Cortex-AxxAE) • [[#ARM Zena|Zena series]] | ||
| + | :^ - ''Lumex'' C1 (ex Cortex-A/X) • [[#ARM Lumex|Lumex series]] | ||
| + | :+ - ''Neoverse'' • [[Neoverse|Neoverse series]] | ||
| + | <!-- | ||
| + | <pre> | ||
| + | *[https://gpages.juszkiewicz.com.pl/arm-socs-table/arm-cpu-cores.html Build info] • Table generated on 10 September 2025 07:42 UTC. | ||
| + | |||
| + | • CPU core name Architecture level ID number AArch32 support physical memory address size (bits) virtual memory address size (bits) supported page sizes SVE vector length | ||
| + | |||
| + | Cortex-A34 v8.0 0xd02 NO 40 4k, 16k, 64k | ||
| + | Cortex-A53 v8.0 0xd03 EL0-EL3 40 4k, 64k | ||
| + | Cortex-A35 v8.0 0xd04 EL0-EL3 40 4k, 16k, 64k | ||
| + | Cortex-A55 v8.2 0xd05 EL0-EL3 40 48 4k, 16k, 64k | ||
| + | Cortex-A65 v8.2 0xd06 NO 44 48 4k, 16k, 64k | ||
| + | Cortex-A57 v8.0 0xd07 EL0-EL3 44 4k, 64k | ||
| + | Cortex-A72 v8.0 0xd08 EL0-EL3 44 4k, 64k | ||
| + | Cortex-A73 v8.0 0xd09 EL0-EL3 40 4k, 16k, 64k | ||
| + | Cortex-A75 v8.2 0xd0a EL0-EL3 44 4k, 16k, 64k | ||
| + | Cortex-A76 v8.2 0xd0b EL0 40 48 4k, 16k, 64k | ||
| + | Neoverse-N1 v8.2 0xd0c EL0 48 48 4k, 16k, 64k | ||
| + | Cortex-A77 v8.2 0xd0d EL0 40 48 4k, 16k, 64k | ||
| + | Cortex-A76AE v8.2 0xd0e EL0 40 48 4k, 16k, 64k | ||
| + | Neoverse-V1 v8.4 0xd40 EL0 48 48 4k, 16k, 64k 256 | ||
| + | Cortex-A78 v8.2 0xd41 EL0 40 48 4k, 16k, 64k | ||
| + | Cortex-A78AE v8.2 0xd42 EL0 48 48 4k, 16k, 64k | ||
| + | Cortex-A65AE v8.2 0xd43 NO 44 48 4k, 16k, 64k | ||
| + | Cortex-X1 v8.2 0xd44 EL0 40 48 4k, 16k, 64k | ||
| + | Cortex-A510 v9.0 0xd46 NO/EL0 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-A710 v9.0 0xd47 EL0 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-X2 v9.0 0xd48 NO 40 48 4k, 16k, 64k 128 | ||
| + | Neoverse-N2 v9.0 0xd49 EL0 48 48 4k, 16k, 64k 128 | ||
| + | Neoverse-E1 v8.2 0xd4a NO 44 48 4k, 16k, 64k | ||
| + | Cortex-A78C v8.2 0xd4b EL0 40 48 4k, 16k, 64k | ||
| + | Cortex-X1C v8.2 0xd4c EL0 40 48 4k, 16k, 64k | ||
| + | Cortex-A715 v9.0 0xd4d NO 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-X3 v9.0 0xd4e NO 40 48 4k, 16k, 64k 128 | ||
| + | Neoverse-V2 v9.0 0xd4f NO 48 48 4k, 16k, 64k 128 | ||
| + | Cortex-A520 v9.2 0xd80 NO 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-A720 v9.2 0xd81 NO 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-X4 v9.2 0xd82 NO 40 48 4k, 16k, 64k 128 | ||
| + | Neoverse-V3 v9.2 0xd84 NO 48 48 4k, 16k, 64k 128 | ||
| + | Cortex-X925 v9.2 0xd85 NO 40 48 4k, 16k, 64k 128 | ||
| + | Cortex-A725 v9.2 0xd87 NO 40 48 4k, 16k, 64k 128 | ||
| + | C1-Nano v9.3 0xd8a NO 40 48 4k, 16k, 64k 128 | ||
| + | C1-Pro v9.3 0xd8b NO 40 48 4k, 16k, 64k 128 | ||
| + | C1-Ultra v9.3 0xd8c NO 40 48 4k, 16k, 64k 128 | ||
| + | Neoverse-N3 v9.2 0xd8e NO 48 48 4k, 16k, 64k 128 | ||
| + | Cortex-A320 v9.2 0xd8f NO 40 48 4k, 16k, 64k 128 | ||
| + | C1-Premium v9.3 0xd90 NO 40 48 4k, 16k, 64k 128 | ||
| + | </pre> | ||
| + | --> | ||
== ARM Lumex == | == ARM Lumex == | ||
| − | : | + | *[https://pc.watch.impress.co.jp/docs/column/ubiq/2046162.html ARM Lumex CSS Platform] |
| − | : | + | :• CPU: C1 • ARMv9.3-A, SME2, [[3 nm]] |
| − | + | :;Lumex C1 series (mobile) | |
| − | + | *Lumex C1-Ultra • <s>Cortex-X930</s> (Travis) | |
| + | *Lumex C1-Premium • <s>Cortex-X930</s> (Alto) | ||
| + | *Lumex C1-Pro • <s>Cortex-A730</s> (Gelas) | ||
| + | *Lumex C1-Nano • <s>Cortex-A530</s> (Nevis) | ||
| − | + | :;Mali G1 series (GPU) | |
| − | + | :• GPU: Immortalis-G925 -> Mali G1 | |
| − | * | + | * Mali G1-Ultra |
| − | * | + | * Mali G1-Premium |
| + | * Mali G1-Pro | ||
== ARM Niva == | == ARM Niva == | ||
Latest revision as of 11:05, 11 October 2025
Cortex is a family of specialized ARM microarchitectures designed by Arm for various edge market such as embedded and mobile. The Cortex family succeed Arm's classic cores with more specialized cores with highly targeted requirements
Contents
Overview[edit]
Cortex is a family of ARM cores that address a broad set of markets. First announced in 2004, Cortex cores have replaced Arm's classic cores with more market-specific variations. Cortex can be broadly categorized into three types of workloads: Applications, Real-time, Microcontroller (A.R.M).
- Cortex-A - Application processors. Designed for fully capable computers, running typical operating systems (Android, Windows, Linux, iOS). Those processors are found in anything from smartphones to tablets and laptops.
- Cortex-X - Application processors. Slightly enhanced version of the Cortex-A designs in order to to further optimize the Cortex-A design (in terms of PPA) for certain markets or workloads/
- Cortex-R - Real-time processors. Designed for real-time operating systems with very deterministic behavior. Those cores are typically less powerful than the A series and are used for things such as controllers, factory equipment, medical devices, and other machines.
- Cortex-M - Microcontrollers. Designed for ultra-low power, typically small factor and low-performance systems. Those are found in cost-sensitive devices and electronics, automated systems, and many other embedded devices.
Cores[edit]
- See also: arm/versions, neoverse, and zen
Cortex-A[edit]
Specifications[edit]
Cortex-A[edit]
| Year | µArch | ISA | Decoder | Out-of-order execution buffer |
ALU/FPU/LSU | L1 Cache (KiB) I (Instruction) + D (Data) |
Performance (per clock) |
|---|---|---|---|---|---|---|---|
| Little Core target | |||||||
| 2014 | Cortex-A53 | ARMv8.0-A | 2-wide | unsupported | 2/1/1 | 8/64 + 8/64 | 82 |
| 2017 | Cortex-A55 | ARMv8.2-A | 2-wide | unsupported | 2/2/2 | 16/64 + 16/64 | 89 |
| 2021 | Cortex-A510 | ARMv9.0-A | 3-wide | unsupported | 3/2*/2 | 32/64 + 32/64 | - |
| 2023 | Cortex-A520 | ARMv9.2-A | 3-wide | unsupported | 2/2*/2 | 32/64 + 32/64 | - |
| 2025 | Cortex-A530 | ARMv9.3-A | 3-wide | unsupported | // | + | - |
| Big/Middle Core target | |||||||
| 2014 | Cortex-A57 | ARMv8.0-A | 3-wide | 128 | 2/2/2 | 48 + 32 | 127 |
| 2015 | Cortex-A72 | ARMv8.0-A | 3-wide | 128 | 2/2/2 | 48 + 32 | 147 |
| 2016 | Cortex-A73 | ARMv8.0-A | 2-wide | 128 | 2/2/2 | 64 + 32 | 157 |
| 2017 | Cortex-A75 | ARMv8.2-A | 3-wide | 128 | 2/3/2 | 64 + 64 | 177 |
| 2018 | Cortex-A76 | ARMv8.2-A | 4-wide | 128 | 3/2/2 | 64 + 64 | 265 |
| 2019 | Cortex-A77 | ARMv8.2-A | 4-wide | 160 | 4/2/2 | 64 + 64 | 306 |
| 2020 | Cortex-A78 | ARMv8.2-A | 4-wide | 160 | 4/2/3 | 32/64 + 32/64 | 325 |
| 2021 | Cortex-A710 | ARMv9.0-A | 4-wide | - | // | 32/64 + 32/64 | - |
| 2022 | Cortex-A715 | ARMv9.0-A | 5-wide | 192 | // | 32/64 + 32/64 | - |
| 2023 | Cortex-A720 | ARMv9.2-A | 5-wide | - | // | 32/64 + 32/64 | - |
| 2024 | Cortex-A725 | ARMv9.2-A | 5-wide | - | // | 32/64 + 32/64 | - |
| 2025 | Cortex-A730 | ARMv9.3-A | 5-wide | - | // | + | - |
Comparison[edit]
- "LITTLE" core
| µArch | Cortex-A53 | Cortex-A55 | Cortex-A510 | Cortex-A520 | Cortex-A530 |
|---|---|---|---|---|---|
| Codename | Apollo | Ananke | Klein | Hayes | Lumex C1-Nano (Nevis) |
| Peak clock speed | 2.3 GHz | 2.1 GHz | 2.0 GHz | 2.0 GHz | 2.0 GHz |
| Architecture | ARMv8.0-A | ARMv8.2-A | ARMv9.0-A | ARMv9.2-A | ARMv9.3-A |
| AArch | 32-bit and 64-bit | 64-bit | |||
| L1 (I + D) (KiB) | 8/64 + 8/64 KiB | 16/64 + 16/64 KiB | 32/64 + 32/64 KiB | - | |
| L2 Cache (KiB) | 0–256 KiB | 0–512 KiB | - | ||
| L3 Cache (MiB) | - | 0–4 MiB | 0–16 MiB | 0–32 MiB | 0–32 MiB |
| Decode width | 2-way | 3-way | 3-way (2 ALU) | 3-way | |
| Dispatch | 8 Mops/cycle | - | - | - | |
- "big" core
| µArch | Cortex-A77 | Cortex-A78 | Cortex-A710 | Cortex-A715 | Cortex-A720 | Cortex-A725 | Cortex-A730 |
|---|---|---|---|---|---|---|---|
| Codename | Deimos | Hercules | Matterhorn | Makalu | Hunter | Chaberton | Lumex C1-Pro (Gelas) |
| Peak clock speed | 2.6 GHz | ~3.0 GHz | 2.5 GHz | 2.5 GHz | |||
| Architecture | ARMv8.2-A | ARMv9.0-A | ARMv9.2-A | ARMv9.3-A | |||
| AArch | - | 32-bit and 64-bit | 64-bit | 64-bit | |||
| Max In-flight | 2x 160 | 2x 160 | ? | 2x 192+ [1] | ? | - | - |
| L0 (Mops entries) | - | 1536 | 0 | - | - | ||
| L1 (I + D) (KiB) | 64 + 64 KiB | 32/64 + 32/64 KiB | 64 + 64 KiB | - | |||
| L2 Cache (KiB) | 256–512 KiB | 128–512 KiB | 0.25–1 MiB [2] | - | |||
| L3 Cache (MiB) | 0–4 MiB | 0–8 MiB | 0–16 MiB | 0–32 MiB [3] | 0–32 MiB | ||
| Decode width | 4-way | 5-way | 5-way | ||||
| Dispatch | 6 Mops/cycle | 5 Mops/cycle | ? | - | - | ||
Cortex-X[edit]
- "Prime" core
| µArch | Cortex-X1(C) | Cortex-X2 | Cortex-X3 | Cortex-X4 | Cortex-X925 | Cortex-X930 | Cortex-X930 |
|---|---|---|---|---|---|---|---|
| Codename | Hera(-C) | Matterhorn-ELP | Makalu-ELP | Hunter-ELP | Blackhawk |
Lumex C1-Ultra (Travis) |
Lumex C1-Premium (Alto) |
| Peak clock speed | 3.0 GHz | 3.0 GHz | 3.2 GHz | 3.3 GHz | 3.6 GHz | 4.1 GHz | 4.1 GHz |
| Architecture | ARMv8.2-A | ARMv9.0-A | ARMv9.2-A | ARMv9.3-A | |||
| AArch | 32/64-bit | 64-bit (SVE/SVE2) | 64-bit (SVE/SVE2) | 64-bit (SVE/SVE2/SME2) | |||
| Max in-flight | 2x 224 [4] | 2x 288 | 2x 320 | 2x 384 | 2x 768 [5] | - | |
| L0 (Mops entries) | 3072 [6] | 1536 | 0 [7] | - | - | ||
| L1 (I + D) (KiB) | 64 + 64 KiB | 64 + 64 KiB | 64 + 64 KiB | 64 + 128 KiB | |||
| L2 Cache (KiB) | 0.25–1 MiB | 0.5–2 MiB | 2–3 MiB | 2–3 MiB | |||
| L3 Cache (MiB) | 0–8 MiB | 0–16 MiB | 0–32 MiB | 0–32 MiB | |||
| Dispatch | 8 Mops/cycle | 10 Mops/cycle | 10 Mops/cycle | ||||
| Decode width | 5-way | 6-way | 10-way | 10-way | |||
| ALU | 4 | 6 | 8 | 8 | |||
| FP/SIMD | 4 | 4 | 4 | 6 | 6 | ||
| DSU | DSU-110 | DSU-110 | DSU-120 | Lumex C1-DSU | |||
| GPU | Mali-G710 | Immortalis -G715 |
Immortalis -G720 |
Immortalis -G925 |
Mali G1-Ultra, Mali G1-Premium, Mali G1-Pro | ||
| Fabric | 5 nm | 4 nm | 4 nm | 3 nm | 3 nm | ||
Part numbers[edit]
- ARM • 0x41
|
|
|
Note: Orbis (ex Cortex-M) • Orbis series
- ° - Zena (ex Cortex-AxxAE) • Zena series
- ^ - Lumex C1 (ex Cortex-A/X) • Lumex series
- + - Neoverse • Neoverse series
ARM Lumex[edit]
- • CPU: C1 • ARMv9.3-A, SME2, 3 nm
- Lumex C1 series (mobile)
- Lumex C1-Ultra •
Cortex-X930(Travis) - Lumex C1-Premium •
Cortex-X930(Alto) - Lumex C1-Pro •
Cortex-A730(Gelas) - Lumex C1-Nano •
Cortex-A530(Nevis)
- Mali G1 series (GPU)
- • GPU: Immortalis-G925 -> Mali G1
- Mali G1-Ultra
- Mali G1-Premium
- Mali G1-Pro
ARM Niva[edit]
- PC, Notebooks
ARM Orbis[edit]
- Orbis series (IoT) • Cortex-M
- Cortex-M0+ • Orbis Pico0+
- Nano
- Pro
- Premium
- Ultra
ARM Zena[edit]
- Automotive
- Cortex-A65AE • ARMv8-A
- Cortex-A76AE • ARMv8-A
- Cortex-A78AE • ARMv8-A • Zena Premium 78AE
- Cortex-R82AE • ARMv8-R
- Cortex-A520AE • ARMv9-A
- Cortex-A720AE • ARMv9-A
- Neoverse V3AE • ARMv9-A
- Mali-C720AE • GPU
See also[edit]
- ARM Versions
- Cortex series
- Neoverse series (infrastructure)
- Lumex series (mobile) • C1
- Niva series (PC, notebooks)
- Orbis series (IoT) • Cortex-M
- Zena series (automotive) • AE
References[edit]
- ↑ (2022-06-28) Arm introduces Cortex-A715.
- ↑ (2024-05-29) Arm launches next gen big core Cortex-A725.
- ↑ (2023-05-28) Arm introduces a new big core Cortex-A720.
- ↑ Schor, David (2020-05-26). Arm Cortex-X1: The First From The Cortex-X Custom Program.
- ↑ https://www.androidauthority.com/arm-cortex-x925-g925-explained-3445480/
- ↑ Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence.
- ↑ Arm Cortex-X4, A720, and A520: 2024 smartphone CPUs deep dive.