From WikiChip
Difference between revisions of "intel"

(→‎Processor Families)
 
(104 intermediate revisions by 15 users not shown)
Line 17: Line 17:
 
}}
 
}}
 
}}
 
}}
−
'''Intel Corporation''' is a [[semiconductor]] [[integrated circuit|chip]] maker.
+
'''Intel Corporation''' is an American [[semiconductor]] company. While most notably known for their development of [[microprocessors]] and [[x86]], Intel also designs and manufactures other [[integrated circuit]]s including [[flash memory]], [[network interface controller]]s, [[GPU]]s, [[chipset]]s, motherboards, and computers.
 +
 
 +
In addition to [[x86]], Intel used to also design and manufacture [[ARM]]-based chips as well as embed [[ARC]]-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to.
 +
 
 +
== Subsidiaries ==
 +
* [[Barefoot Networks]]
 +
* [[Movidius]]
 +
* [[Nervana]]
 +
* [[Mobileye]]
  
 
== Find Chip ==
 
== Find Chip ==
 
* By {{intel|S-Spec}}
 
* By {{intel|S-Spec}}
  
−
== Processor Families ==
+
== List of processor families ==
 
{{collist
 
{{collist
 
| count = 4
 
| count = 4
Line 30: Line 38:
 
* {{intel|80188}}
 
* {{intel|80188}}
 
* {{intel|80286}}
 
* {{intel|80286}}
 +
* {{intel|80376}}
 
* {{intel|80386}}
 
* {{intel|80386}}
−
* {{intel|80376}}
 
 
* {{intel|80486}}
 
* {{intel|80486}}
 
* {{intel|Atom}}
 
* {{intel|Atom}}
Line 48: Line 56:
 
* {{intel|Core i3}}
 
* {{intel|Core i3}}
 
* {{intel|Core i5}}
 
* {{intel|Core i5}}
−
* {{intel|Core i7|Core i7}}
+
* {{intel|Core i7}}
 
* {{intel|Core i7 EE}}
 
* {{intel|Core i7 EE}}
 +
* {{intel|Core i9}}
 +
* {{intel|Core M}}
 
* {{intel|Core Solo}}
 
* {{intel|Core Solo}}
−
* {{intel|Core M}}
+
* {{intel|Core Ultra}}
 +
* {{intel|EP80579}}
 
* {{intel|i860}}
 
* {{intel|i860}}
 
* {{intel|i960}}
 
* {{intel|i960}}
Line 69: Line 80:
 
* {{intel|Mobile Pentium II}}
 
* {{intel|Mobile Pentium II}}
 
* {{intel|Pentium}}
 
* {{intel|Pentium}}
 +
* {{intel|Pentium (2009)}}
 
* {{intel|Pentium 4}}
 
* {{intel|Pentium 4}}
 
* {{intel|Pentium 4 EE}}
 
* {{intel|Pentium 4 EE}}
Line 74: Line 86:
 
* {{intel|Pentium D}}
 
* {{intel|Pentium D}}
 
* {{intel|Pentium EE}}
 
* {{intel|Pentium EE}}
 +
* {{intel|Pentium Gold}}
 
* {{intel|Pentium II}}
 
* {{intel|Pentium II}}
 
* {{intel|Pentium III}}
 
* {{intel|Pentium III}}
Line 83: Line 96:
 
* {{intel|Pentium MMX}}
 
* {{intel|Pentium MMX}}
 
* {{intel|Pentium Pro}}
 
* {{intel|Pentium Pro}}
 +
* {{intel|Pentium Silver}}
 +
* {{intel|PXA}}
 
* {{intel|Quark}}
 
* {{intel|Quark}}
 
* {{intel|Xeon}}
 
* {{intel|Xeon}}
 +
* {{intel|Xeon Bronze}}
 
* {{intel|Xeon D}}
 
* {{intel|Xeon D}}
 +
* {{intel|Xeon E}}
 +
* {{intel|Xeon E3}}
 +
* {{intel|Xeon E5}}
 +
* {{intel|Xeon E7}}
 +
* {{intel|Xeon Gold}}
 +
* {{intel|Xeon Platinum}}
 +
* {{intel|Xeon Silver}}
 +
* {{intel|Xeon W}}
 +
}}
 +
 +
== List of architectures ==
 +
{{collist
 +
| count = 1
 +
|
 +
* {{\\|MCS-8/ISA|MCS-8 (8008)}}
 +
* [[x86]]
 +
* {{\\|Configurable Spatial Accelerator}} (CSA)
 +
* {{\\|Programmable Unified Memory Architecture}} (PUMA)
 +
}}
 +
 +
== List of microarchitectures ==
 +
'''Mainstream ([[x86]]):'''
 +
{{collist
 +
| count = 4
 +
|
 +
* {{intel|80186|l=arch}}
 +
* {{intel|80286|l=arch}}
 +
* {{intel|80386|l=arch}}
 +
* {{intel|80486|l=arch}}
 +
* {{intel|P5|l=arch}}
 +
* {{intel|P6|l=arch}}
 +
* {{intel|NetBurst|l=arch}}
 +
* {{intel|Enhanced NetBurst|l=arch}}
 +
}}
 +
 +
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''Client SoC:'''
 +
* {{intel|Core (client)|l=arch}}
 +
* {{intel|Penryn (client)|l=arch}}
 +
* {{intel|Nehalem (client)|l=arch}}
 +
* {{intel|Westmere (client)|l=arch}}
 +
* {{intel|Sandy Bridge (client)|l=arch}}
 +
* {{intel|Ivy Bridge (client)|l=arch}}
 +
* {{intel|Haswell (client)|l=arch}}
 +
* {{intel|Broadwell (client)|l=arch}}
 +
* {{intel|Skylake (client)|l=arch}}
 +
* {{intel|Kaby Lake|l=arch}}
 +
* {{intel|Coffee Lake|l=arch}}
 +
* {{intel|Whiskey Lake|l=arch}}
 +
* {{intel|Amber Lake|l=arch}}
 +
* {{intel|Comet Lake|l=arch}}
 +
* {{intel|Keystone Lake|l=arch}}
 +
* {{intel|Rocket Lake|l=arch}}
 +
* {{intel|Cannon Lake|l=arch}} ("Skymont")
 +
* {{intel|Ice Lake (client)|l=arch}}
 +
* {{intel|Tiger Lake|l=arch}}
 +
* {{intel|Alder Lake|l=arch}}
 +
* {{intel|Raptor Lake|l=arch}}
 +
* {{intel|Meteor Lake|l=arch}}
 +
* {{intel|Arrow Lake|l=arch}}
 +
* {{intel|Lunar Lake|l=arch}}
 +
 +
}}
 +
 +
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''Server SoC:'''
 +
* {{intel|Core (server)|l=arch}}
 +
* {{intel|Penryn (server)|l=arch}}
 +
* {{intel|Nehalem (server)|l=arch}}
 +
* {{intel|Westmere (server)|l=arch}}
 +
* {{intel|Sandy Bridge (server)|l=arch}}
 +
* {{intel|Ivy Bridge (server)|l=arch}}
 +
* {{intel|Haswell (server)|l=arch}}
 +
* {{intel|Broadwell (server)|l=arch}}
 +
* {{intel|Skylake (server)|l=arch}}
 +
* {{intel|Cascade Lake|l=arch}}
 +
* {{intel|Cooper Lake|l=arch}}
 +
* {{intel|Ice Lake (server)|l=arch}}
 +
* {{intel|Sapphire Rapids|l=arch}}
 +
* {{intel|Emerald Rapids|l=arch}}
 +
* {{intel|Granite Rapids|l=arch}}
 +
* {{intel|Diamond Rapids|l=arch}}
 +
}}
 +
 +
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''Networking SoC:'''
 +
* {{intel|Snow Ridge|l=arch}}
 +
* {{intel|Tanner Ridge|l=arch}}
 +
}}
 +
 +
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''High-Perf (Big Cores):'''
 +
* {{intel|Palm Cove|l=arch}}
 +
* {{intel|Sunny Cove|l=arch}}
 +
* {{intel|Willow Cove|l=arch}}
 +
* {{intel|Golden Cove|l=arch}}
 +
* {{intel|Ocean Cove|l=arch}}
 
}}
 
}}
  
−
== Instruction set architectures ==
+
 
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''High-Efficiency (Small Cores)'''
 +
* {{intel|Bonnell|l=arch}}
 +
* {{intel|Saltwell|l=arch}}
 +
* {{intel|Silvermont|l=arch}}
 +
* {{intel|Airmont|l=arch}}
 +
* {{intel|Goldmont|l=arch}}
 +
* {{intel|Goldmont Plus|l=arch}}
 +
* {{intel|Tremont|l=arch}}
 +
}}
 +
 
 +
'''MCU:'''
 
{{collist
 
{{collist
 
| count = 1
 
| count = 1
 
|
 
|
−
* {{intel|MCS-8/ISA|MCS-8 (8008)}}
+
* {{intel|Lakemont|l=arch}}
 +
}}
 +
 
 +
'''ULP ([[ARM]]):'''
 +
{{collist
 +
| count = 3
 +
|
 +
* .. From [[DEC]]
 +
* {{intel|XScale|l=arch}}
 +
* {{intel|XScale 2|l=arch}}
 +
* {{intel|XScale 3|l=arch}}
 +
* {{intel|Mohawk|l=arch}}
 +
* Continued by [[Marvell]] ..
 
}}
 
}}
  
−
== Microarchitectures ==
+
 
−
'''Mainstream:'''
+
'''Server (EPIC) ([[Itanium]]):'''
 
{{collist
 
{{collist
 
| count = 4
 
| count = 4
 
|
 
|
−
* {{intel|80186}}
+
* {{intel|Merced|l=arch}}
−
* {{intel|80286}}
+
* {{intel|McKinley|l=arch}}
−
* {{intel|80386}}
+
* {{intel|Madison|l=arch}}
−
* {{intel|80486}}
+
* {{intel|Deerfield|l=arch}}
−
* {{intel|P6}}
+
* {{intel|Hondo|l=arch}}
−
* {{intel|NetBurst}}
+
* {{intel|Madison 9M|l=arch}}
−
* {{intel|microarchitectures/Core|Core}}
+
* {{intel|Fanwood|l=arch}}
−
* {{intel|Penryn}}
+
* {{intel|Montecito|l=arch}}
−
* {{intel|Nehalem}}
+
* {{intel|Chivano|l=arch}}
−
* {{intel|Westmere}}
+
* {{intel|Millington|l=arch}}
−
* {{intel|Sandy Bridge}}
+
* {{intel|Montvale|l=arch}}
−
* {{intel|Ivy Bridge}}
+
* {{intel|Tukwila|l=arch}}
−
* {{intel|Haswell}}
+
* {{intel|Dimona|l=arch}}
−
* {{intel|Broadwell}}
+
* {{intel|Poulson|l=arch}}
−
* {{intel|Skylake}}
+
* {{intel|Kittson|l=arch}}
−
* {{intel|Kaby Lake}}
 
−
* {{intel|Cannonlake}}
 
−
* {{intel|Icelake}}
 
−
* {{intel|Tigerlake}}
 
 
}}
 
}}
−
'''ULP:'''
+
'''[[Many-core]]:'''
 
{{collist
 
{{collist
 
| count = 2
 
| count = 2
−
| width = 300px
+
| style= margin-left: 20px;
 +
|
 +
'''Early Research:'''
 +
* {{intel|Polaris|l=arch}}
 +
* {{intel|Larrabee|l=arch}}
 +
* {{intel|Rock Creek|l=arch}}
 +
}}
 +
{{clear}}
 +
{{collist
 +
| count = 3
 +
| style= margin-left: 20px;
 +
|
 +
'''{{intel|MIC Architectures}}:'''
 +
* {{intel|Knights Ferry|l=arch}} (Aubrey Isle)
 +
* {{intel|Knights Corner|l=arch}} (Angel Isle)
 +
* {{intel|Knights Landing|l=arch}}
 +
* {{intel|Knights Mill|l=arch}}
 +
* {{intel|Knights Hill|l=arch}}
 +
* {{intel|Knights Peak|l=arch}}
 +
}}
 +
'''Heterogeneous:'''
 +
{{collist
 +
| count = 1
 +
|
 +
* {{intel|Lakefield|l=arch}}
 +
* {{intel|Ryefield|l=arch}}
 +
}}
 +
 
 +
 
 +
'''GPU:'''
 +
{{collist
 +
| count = 3
 +
| style= margin-left: 20px;
 +
|
 +
'''Integrated:'''
 +
* {{intel|Gen1|l=arch}}
 +
* {{intel|Gen2|l=arch}}
 +
* {{intel|Gen3|l=arch}}
 +
* {{intel|Gen3.5|l=arch}}
 +
* {{intel|Gen4|l=arch}}
 +
* {{intel|Gen5|l=arch}}
 +
* {{intel|Gen5.75|l=arch}} ("Ironlake")
 +
* {{intel|Gen6|l=arch}}
 +
* {{intel|Gen7|l=arch}}
 +
* {{intel|Gen7.5|l=arch}}
 +
* {{intel|Gen8|l=arch}}
 +
* {{intel|Gen9|l=arch}}
 +
* {{intel|Gen9.5|l=arch}}
 +
* {{intel|Gen10|l=arch}}
 +
* {{intel|Gen11|l=arch}}
 +
* {{intel|Gen12|l=arch}}
 +
}}
 +
{{clear}}
 +
{{collist
 +
| count = 1
 +
| style= margin-left: 20px;
 +
|
 +
'''Discrete:'''
 +
* {{intel|Arctic Sound|l=arch}}
 +
* {{intel|Jupiter Sound|l=arch}}
 +
}}
 +
 
 +
'''Artificial Intelligence:'''
 +
{{collist
 +
| count = 3
 +
| style= margin-left: 20px;
 +
|
 +
'''Training:'''
 +
* {{intel|Lake Crest|l=arch}}
 +
* {{intel|Spring Crest|l=arch}}
 +
}}
 +
{{clear}}
 +
{{collist
 +
| count = 3
 +
| style= margin-left: 20px;
 
|
 
|
−
* {{intel|Bonnell}}
+
'''Inference:'''
−
* {{intel|Saltwell}}
+
* {{intel|Spring Hill|l=arch}}
−
* {{intel|Silvermont}}
 
−
* {{intel|Airmont}}
 
−
* {{intel|Goldmont}}
 
 
}}
 
}}
  
Line 136: Line 359:
 
| count = 1
 
| count = 1
 
|
 
|
 +
'''Neuromorphic:'''
 +
* {{intel|Loihi}}
 +
* {{intel|Loihi 2}}
 +
'''Artificial Intelligence'''
 +
* {{intel|ETANN}}
 +
'''Quantum:'''
 +
* {{intel|Surface-17}}
 +
* {{intel|Tangle Lake}}
 +
'''RAM:'''
 
* {{intel|3101}}
 
* {{intel|3101}}
 
* {{intel|1103}}
 
* {{intel|1103}}
 
}}
 
}}
  
 +
== Architectural Concepts ==
 +
{{collist
 +
| count = 1
 +
|
 +
* {{\\|Mesh Interconnect Architecture}}
 +
* {{\\|Ring Interconnect Architecture}}
 +
}}
 +
 +
== Other ==
 +
{{collist
 +
| count = 2
 +
| width = 200px
 +
|
 +
* {{intel|iAPX}}
 +
* {{intel|iRMX}}
 +
* {{intel|iSBC}}
 +
* {{intel|iSBX}}
 +
}}
 +
 +
== Other topics ==
 +
{{collist
 +
| count = 2
 +
|
 +
* {{\\|CPUID}}
 +
* {{\\|CNVi}}
 +
* {{\\|Flexpoint}}
 +
* {{\\|Frequency Behavior}}
 +
* {{\\|Innovation Engine}} (IE)
 +
* {{\\|Management Engine}} (ME)
 +
* {{\\|Process-Architecture-Optimization}} (PAO)
 +
* {{\\|Process Technology}}
 +
* {{\\|Tick-Tock}}
 +
}}
 +
 +
== Technologies ==
 +
{{collist
 +
| count = 2
 +
|
 +
* {{\\|Dynamic Tuning}}
 +
* {{\\|Hyper Scaling}}
 +
* {{\\|Speed Select Technology}} (SST)
 +
* {{\\|Turbo Boost Technology}} (TBT)
 +
* {{\\|Thermal Velocity Boost}} (TVB)
 +
* {{\\|DL Boost}}
 +
}}
 +
 +
== Packaging Technologies ==
 +
{{collist
 +
| count = 2
 +
|
 +
* {{\\|Foveros}}
 +
* {{\\|EMIB}}
 +
}}
 +
 +
== Documents ==
 +
See {{\\|Documents}}.
  
 
[[Category:intel]]
 
[[Category:intel]]

Latest revision as of 04:45, 6 November 2024

Intel
Intel logo (2006-2020).svg
Type Public
Founded July 18, 1968
Mountain View, California
Founder Gordon Moore
Robert Noyce
Andrew Grove
Headquarters Santa Clara, California
Website http://www.intel.com
IC Identification
Logo Example Package
ic logo (intel).svg ic example (intel).svg
By Prefix • By Logo

Intel Corporation is an American semiconductor company. While most notably known for their development of microprocessors and x86, Intel also designs and manufactures other integrated circuits including flash memory, network interface controllers, GPUs, chipsets, motherboards, and computers.

In addition to x86, Intel used to also design and manufacture ARM-based chips as well as embed ARC-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to.

Subsidiaries[edit]

Find Chip[edit]

List of processor families[edit]

List of architectures[edit]

List of microarchitectures[edit]

Mainstream (x86):


Client SoC:



Server SoC:


Networking SoC:


High-Perf (Big Cores):


High-Efficiency (Small Cores)

MCU:

ULP (ARM):


Server (EPIC) (Itanium):

Many-core:

Early Research:

MIC Architectures:

Heterogeneous:


GPU:

Integrated:

Discrete:

Artificial Intelligence:

Training:

Inference:

Other Chips[edit]

Neuromorphic:

Artificial Intelligence

Quantum:

RAM:

Architectural Concepts[edit]

Other[edit]

Other topics[edit]

Technologies[edit]

Packaging Technologies[edit]

Documents[edit]

See Documents.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel&oldid=102592"
Facts about "Intel"
RDF feed
company typepublic +
foundedJuly 18, 1968 +
founded locationMountain View, California +
founderGordon Moore +, Robert Noyce + and Andrew Grove +
full page nameintel +
headquartersSanta Clara, California +
instance ofsemiconductor company +
nameIntel +
websitehttp://www.intel.com +
wikidata idQ248 +