Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel"
(Undo revision 96020 by 51.79.19.31 (talk)) |
(→List of microarchitectures: completed cove list) |
||
| (9 intermediate revisions by 7 users not shown) | |||
| Line 35: | Line 35: | ||
| | | | ||
* {{intel|3000}} | * {{intel|3000}} | ||
| + | * {{intel|8086}} | ||
* {{intel|80186}} | * {{intel|80186}} | ||
* {{intel|80188}} | * {{intel|80188}} | ||
| Line 41: | Line 42: | ||
* {{intel|80386}} | * {{intel|80386}} | ||
* {{intel|80486}} | * {{intel|80486}} | ||
| − | * {{intel|Atom}} | + | |
| + | * {{intel|MCS-4}} | ||
| + | * {{intel|MCS-40}} | ||
| + | * {{intel|MCS-48}} | ||
| + | * {{intel|MCS-8}} | ||
| + | * {{intel|MCS-80}} | ||
| + | * {{intel|MCS-85}} | ||
| + | * {{intel|MCS-86}} | ||
| + | * {{intel|MCS-88}} | ||
| + | * {{intel|MCS-96}} | ||
| + | * {{intel|MCS-51}} | ||
| + | * {{intel|MCS-151}} | ||
| + | * {{intel|MCS-251}} | ||
| + | |||
| + | * {{intel|EP80579}} | ||
| + | * {{intel|iAPX432}} | ||
| + | * {{intel|i860}} | ||
| + | * {{intel|i960}} | ||
| + | |||
| + | * '''{{intel|Atom}}''' | ||
* {{intel|Atom x3}} | * {{intel|Atom x3}} | ||
* {{intel|Atom x5}} | * {{intel|Atom x5}} | ||
* {{intel|Atom x7}} | * {{intel|Atom x7}} | ||
| − | * {{intel|Celeron}} | + | |
| + | * '''{{intel|Celeron}}''' | ||
| + | * {{intel|Celeron Dual Core}} | ||
* {{intel|Celeron D}} | * {{intel|Celeron D}} | ||
* {{intel|Celeron M}} | * {{intel|Celeron M}} | ||
| + | |||
| + | * '''{{intel|Core}}''' | ||
| + | * {{intel|Core M}} • {{intel|Core X|X}} | ||
| + | * {{intel|Core Solo}} | ||
| + | * {{intel|Core Duo}} | ||
| + | * {{intel|Core 2 Solo}} | ||
* {{intel|Core 2 Duo}} | * {{intel|Core 2 Duo}} | ||
| + | * {{intel|Core 2 Quad}} <!--(Extreme)--> | ||
* {{intel|Core 2 Extreme}} | * {{intel|Core 2 Extreme}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
* {{intel|Core i3}} | * {{intel|Core i3}} | ||
* {{intel|Core i5}} | * {{intel|Core i5}} | ||
| − | * {{intel|Core i7}} | + | * {{intel|Core i7}} ({{intel|Core i7 EE|EE}}) |
| − | |||
* {{intel|Core i9}} | * {{intel|Core i9}} | ||
| − | * {{intel|Core | + | * {{intel|Core Ultra}} |
| − | * {{intel|Core | + | * {{intel|Core Ultra 3}} |
| − | * {{intel| | + | * {{intel|Core Ultra 5}} |
| − | * {{intel| | + | * {{intel|Core Ultra 7}} |
| − | + | ||
| − | * {{intel| | + | * '''{{intel|Quark}}''' |
* {{intel|Itanium}} | * {{intel|Itanium}} | ||
* {{intel|Itanium 2}} | * {{intel|Itanium 2}} | ||
| − | * {{intel| | + | * {{intel|XScale}} (PXA) |
| − | + | ||
| − | + | * '''{{intel|Pentium}}''' | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel|Pentium}} | ||
* {{intel|Pentium (2009)}} | * {{intel|Pentium (2009)}} | ||
| − | * {{intel|Pentium | + | * {{intel|Pentium Gold}} |
| − | * {{intel|Pentium | + | * {{intel|Pentium Silver}} |
| − | |||
* {{intel|Pentium D}} | * {{intel|Pentium D}} | ||
* {{intel|Pentium EE}} | * {{intel|Pentium EE}} | ||
| − | * {{intel|Pentium | + | * {{intel|Pentium M}} |
| + | * {{intel|Pentium MMX}} | ||
| + | * {{intel|Pentium Pro}} | ||
* {{intel|Pentium II}} | * {{intel|Pentium II}} | ||
| + | * {{intel|Mobile Pentium II|Pentium II Mobile}} | ||
| + | * {{intel|Pentium II Xeon}} | ||
* {{intel|Pentium III}} | * {{intel|Pentium III}} | ||
* {{intel|Pentium III Mobile}} | * {{intel|Pentium III Mobile}} | ||
* {{intel|Pentium III Xeon}} | * {{intel|Pentium III Xeon}} | ||
| − | * {{intel|Pentium | + | * {{intel|Pentium 4}} (-M/EE) <!-- |
| − | * {{intel|Pentium | + | * {{intel|Pentium 4 EE}} |
| − | * {{intel|Pentium M}} | + | * {{intel|Pentium 4-M}} --> |
| − | + | ||
| − | + | * '''{{intel|Xeon}}''' | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | * {{intel|Xeon | ||
* {{intel|Xeon D}} | * {{intel|Xeon D}} | ||
* {{intel|Xeon E}} | * {{intel|Xeon E}} | ||
| Line 105: | Line 118: | ||
* {{intel|Xeon E5}} | * {{intel|Xeon E5}} | ||
* {{intel|Xeon E7}} | * {{intel|Xeon E7}} | ||
| + | * {{intel|Xeon Bronze}} | ||
| + | * {{intel|Xeon Silver}} | ||
* {{intel|Xeon Gold}} | * {{intel|Xeon Gold}} | ||
* {{intel|Xeon Platinum}} | * {{intel|Xeon Platinum}} | ||
| − | * {{intel|Xeon | + | * {{intel|Xeon Scalable}} |
| − | * {{intel|Xeon W}} | + | * {{intel|Xeon W}} • {{intel|Xeon Phi}} |
}} | }} | ||
| + | <!-- | ||
| + | :• Intel • 3000 • 8088 • 80186 • 80188 • 80286 • 80386 • 80486 • 80860 • 80960 | ||
| + | :• MCS-4 • MCS-40 • MCS-8 • MCS-48 • MCS-80 • MCS-85 • MCS-86 • MCS-88 • MCS-96 • MCS-51 • MCS-151 • MCS-251 | ||
| + | :• iAPX 432 • iFX730 • iFX740 • iFX780 • iFX8160 • iPLD22 • iPLD610 • iPLD910 • H-EPLD | ||
| + | :• Atom • Atom x3 • Atom x5 • Atom x7 | ||
| + | :• Celeron • Celeron D • Celeron M | ||
| + | :• Core M • Core Solo • Core Duo • Core 2 Duo • Core i3 • Core i5 • Core i7 | ||
| + | :• Itanium • Itanium 2 • Quark • Timna • XScale | ||
| + | :• Pentium • Pentium D • Pentium M • Pentium EE • Pentium II • Pentium III • Pentium 4 | ||
| + | :• Xeon • Xeon D • Xeon E3 • Xeon E5 • Xeon E7 • Xeon Phi | ||
| + | --> | ||
== List of architectures == | == List of architectures == | ||
| Line 162: | Line 188: | ||
* {{intel|Tiger Lake|l=arch}} | * {{intel|Tiger Lake|l=arch}} | ||
* {{intel|Alder Lake|l=arch}} | * {{intel|Alder Lake|l=arch}} | ||
| + | * {{intel|Raptor Lake|l=arch}} | ||
* {{intel|Meteor Lake|l=arch}} | * {{intel|Meteor Lake|l=arch}} | ||
| + | * {{intel|Lunar Lake|l=arch}} | ||
| + | * {{intel|Arrow Lake|l=arch}} | ||
| + | * {{intel|Panther Lake|l=arch}} | ||
| + | * {{intel|Nova Lake|l=arch}} | ||
}} | }} | ||
| Line 184: | Line 215: | ||
* {{intel|Ice Lake (server)|l=arch}} | * {{intel|Ice Lake (server)|l=arch}} | ||
* {{intel|Sapphire Rapids|l=arch}} | * {{intel|Sapphire Rapids|l=arch}} | ||
| + | * {{intel|Emerald Rapids|l=arch}} | ||
* {{intel|Granite Rapids|l=arch}} | * {{intel|Granite Rapids|l=arch}} | ||
* {{intel|Diamond Rapids|l=arch}} | * {{intel|Diamond Rapids|l=arch}} | ||
}} | }} | ||
| + | |||
| + | |||
| + | {{collist | ||
| + | | count = 4 | ||
| + | | style= margin-left: 20px; | ||
| + | | | ||
| + | '''High-Efficiency (Small Cores) Server SoC:''' | ||
| + | * {{intel|Sierra Forest (server)|l=arch}} | ||
| + | * {{intel|Clearwater Forest (server)|l=arch}} | ||
| + | }} | ||
| + | |||
| Line 207: | Line 250: | ||
* {{intel|Sunny Cove|l=arch}} | * {{intel|Sunny Cove|l=arch}} | ||
* {{intel|Willow Cove|l=arch}} | * {{intel|Willow Cove|l=arch}} | ||
| + | * {{intel|Cypress Cove|l=arch}} | ||
* {{intel|Golden Cove|l=arch}} | * {{intel|Golden Cove|l=arch}} | ||
| + | * {{intel|Raptor Cove|l=arch}} | ||
| + | * {{intel|Redwood Cove|l=arch}} | ||
| + | * {{intel|Lion Cove|l=arch}} | ||
| + | * {{intel|Cougar Cove|l=arch}} | ||
| + | * {{intel|Coyote Cove|l=arch}} | ||
* {{intel|Ocean Cove|l=arch}} | * {{intel|Ocean Cove|l=arch}} | ||
}} | }} | ||
| Line 224: | Line 273: | ||
* {{intel|Goldmont Plus|l=arch}} | * {{intel|Goldmont Plus|l=arch}} | ||
* {{intel|Tremont|l=arch}} | * {{intel|Tremont|l=arch}} | ||
| + | * {{intel|Gracemont|l=arch}} | ||
| + | * {{intel|Crestmont|l=arch}} | ||
| + | * {{intel|Skymont|l=arch}} | ||
| + | * {{intel|Darkmont|l=arch}} | ||
}} | }} | ||
| Line 355: | Line 408: | ||
'''Neuromorphic:''' | '''Neuromorphic:''' | ||
* {{intel|Loihi}} | * {{intel|Loihi}} | ||
| + | * {{intel|Loihi 2}} | ||
'''Artificial Intelligence''' | '''Artificial Intelligence''' | ||
* {{intel|ETANN}} | * {{intel|ETANN}} | ||
Latest revision as of 17:01, 8 March 2025
| Intel | |||||||||
.svg){kind=logo}
| |||||||||
| Type | Public | ||||||||
| Founded | July 18, 1968 Mountain View, California | ||||||||
| Founder | Gordon Moore Robert Noyce Andrew Grove | ||||||||
| Headquarters | Santa Clara, California | ||||||||
| Website | http://www.intel.com | ||||||||
| |||||||||
.svg){kind=logo}
.svg)
Intel Corporation is an American semiconductor company. While most notably known for their development of microprocessors and x86, Intel also designs and manufactures other integrated circuits including flash memory, network interface controllers, GPUs, chipsets, motherboards, and computers.
In addition to x86, Intel used to also design and manufacture ARM-based chips as well as embed ARC-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to.
Contents
[hide]Subsidiaries[edit]
Find Chip[edit]
- By S-Spec
List of processor families[edit]
- Core
- Core M • X
- Core Solo
- Core Duo
- Core 2 Solo
- Core 2 Duo
- Core 2 Quad
- Core 2 Extreme
- Core i3
- Core i5
- Core i7 (EE)
- Core i9
- Core Ultra
- Core Ultra 3
- Core Ultra 5
- Core Ultra 7
List of architectures[edit]
List of microarchitectures[edit]
Mainstream (x86):
Client SoC:
- Core (client)
- Penryn (client)
- Nehalem (client)
- Westmere (client)
- Sandy Bridge (client)
- Ivy Bridge (client)
- Haswell (client)
- Broadwell (client)
- Skylake (client)
- Kaby Lake
- Coffee Lake
- Whiskey Lake
- Amber Lake
- Comet Lake
- Keystone Lake
- Rocket Lake
- Cannon Lake ("Skymont")
- Ice Lake (client)
- Tiger Lake
- Alder Lake
- Raptor Lake
- Meteor Lake
- Lunar Lake
- Arrow Lake
- Panther Lake
- Nova Lake
Server SoC:
High-Efficiency (Small Cores) Server SoC:
Networking SoC:
High-Perf (Big Cores):
High-Efficiency (Small Cores)
MCU:
ULP (ARM):
Server (EPIC) (Itanium):
Early Research:
- Knights Ferry (Aubrey Isle)
- Knights Corner (Angel Isle)
- Knights Landing
- Knights Mill
- Knights Hill
- Knights Peak
Heterogeneous:
GPU:
Integrated:
Discrete:
Artificial Intelligence:
Training:
Inference:
Other Chips[edit]
Neuromorphic:
Artificial Intelligence
Quantum:
RAM:
Architectural Concepts[edit]
Other[edit]
Other topics[edit]
Technologies[edit]
Packaging Technologies[edit]
Documents[edit]
See Documents.
Facts about "Intel"
| company type | public + |
| founded | July 18, 1968 + |
| founded location | Mountain View, California + |
| founder | Gordon Moore +, Robert Noyce + and Andrew Grove + |
| full page name | intel + |
| headquarters | Santa Clara, California + |
| instance of | semiconductor company + |
| name | Intel + |
| website | http://www.intel.com + |
| wikidata id | Q248 + |