From WikiChip
Search results
Page title matches
- |designer=ARM Holdings ...be implemented in their own chips. The Cortex-M55, which implements the {{arm|ARMv8.1-M}} ISA, is an ultra-low-power core which is often found in microco12 KB (1,806 words) - 10:51, 12 January 2021
- |designer=ARM Holdings |successor link=arm holdings/microarchitectures/cortex-x27 KB (995 words) - 14:21, 4 July 2022
- |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-a710625 bytes (70 words) - 13:51, 4 July 2022
- |designer=ARM Holdings ...to the {{armh|Cortex-A55|l=arch}}. The Cortex-A510, which implements the {{arm|ARMv9.0}} ISA, is typically found in smartphone and other embedded devices.15 KB (2,282 words) - 11:20, 10 January 2023
- |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-x1588 bytes (63 words) - 14:27, 4 July 2022
- |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-x2590 bytes (63 words) - 14:29, 4 July 2022
Page text matches
- |designer 2=ARM Holdings |isa family=ARM3 KB (415 words) - 16:32, 13 December 2017
- {{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}}2 KB (299 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM2 KB (337 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM2 KB (248 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (420 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (409 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (409 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM2 KB (346 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (365 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (383 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM4 KB (571 words) - 15:43, 29 December 2018
- |designer 2=ARM Holdings |isa family=ARM4 KB (495 words) - 16:32, 13 December 2017
- |designer 2=ARM Holdings |isa family=ARM3 KB (467 words) - 04:41, 21 July 2018
- |designer 2=ARM Holdings |isa family=ARM2 KB (334 words) - 16:13, 13 December 2017
- | developer 2 = ARM Holdings | arch = Performance mobile ARM SOCs3 KB (335 words) - 12:10, 6 July 2024
- |designer 2=ARM Holdings |isa family=ARM6 KB (824 words) - 17:25, 1 January 2022
- |designer 2=ARM Holdings |isa family=ARM4 KB (534 words) - 05:37, 26 May 2023
- |designer 2=ARM Holdings |isa family=ARM2 KB (307 words) - 06:55, 26 June 2019
- * February 5: [[Ampere Computing]] announces their first ARM processor, the {{ampere|A1}}. * February 13: [[ARM Holdings|ARM]] announces two new [[neural processors]] IPs - the {{armh|ML processor}} f5 KB (639 words) - 01:27, 30 December 2019
- |designer 2=ARM Holdings |isa family=ARM5 KB (622 words) - 10:43, 7 March 2024