From WikiChip
Difference between revisions of "intel/cpuid"
(→Big Cores (Client)) |
(Diamond Rapids: Family 19, not 6) |
||
(32 intermediate revisions by 11 users not shown) | |||
Line 3: | Line 3: | ||
== CPUIDs== | == CPUIDs== | ||
+ | === Family 19 === | ||
+ | {| class="wikitable" | ||
+ | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
+ | |- | ||
+ | | {{intel|Diamond Rapids|l=arch}} || || 0x4 || 0xF || 0x0 || 0x1 || [[Family 19 Model 1]] | ||
+ | |} | ||
+ | |||
=== Family 15 === | === Family 15 === | ||
{| class="wikitable" | {| class="wikitable" | ||
Line 29: | Line 36: | ||
=== Family 6 === | === Family 6 === | ||
==== [[Big Cores]] (Client) ==== | ==== [[Big Cores]] (Client) ==== | ||
+ | Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices. | ||
+ | |||
{| class="wikitable" | {| class="wikitable" | ||
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
Line 34: | Line 43: | ||
| {{intel|Meteor Lake|l=arch}} | | {{intel|Meteor Lake|l=arch}} | ||
|- | |- | ||
− | | {{intel|Alder Lake|l=arch}} | + | | rowspan="2" | {{intel|Raptor Lake|l=arch}} || {{intel|Raptor Lake S|S|l=core}} || 0 || 0x6 || 0xB || 0x7 || [[Family 6 Model 183]] |
+ | |- | ||
+ | | {{intel|Raptor Lake P|P|l=core}} || 0 || 0x6 || 0xB || 0xA || [[Family 6 Model 186]] | ||
+ | |- | ||
+ | | rowspan="2" | {{intel|Alder Lake|l=arch}} || {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0x7 || [[Family 6 Model 151]] | ||
+ | |- | ||
+ | | {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0xA || [[Family 6 Model 154]] | ||
+ | |- | ||
+ | | {{intel|Rocket Lake|l=arch}} || {{intel|Rocket Lake S|S|l=core}} || 0 || 0x6 || 0xA || 0x7 || [[Family 6 Model 167]] | ||
+ | |- | ||
+ | | rowspan="2" | {{intel|Tiger Lake|l=arch}} || {{intel|Tiger Lake H|H|l=core}} || 0 || 0x6 || 0x8 || 0xD || [[Family 6 Model 141]] | ||
+ | |- | ||
+ | | {{intel|Tiger Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xC || [[Family 6 Model 140]] | ||
+ | |- | ||
+ | | rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]] | ||
|- | |- | ||
− | | {{intel| | + | | {{intel|Ice Lake Y|Y|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]] |
|- | |- | ||
− | | {{intel| | + | | rowspan="2" | {{intel|Comet Lake|l=arch}} || {{intel|Comet Lake S|S|l=core}}, {{intel|Comet Lake H|H|l=core}} || 0 || 0x6 || 0xA || 0x5 || [[Family 6 Model 165]] |
+ | |- | ||
+ | | {{intel|Comet Lake U|U|l=core}} || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x8 || rowspan="3" | 0xE || rowspan="3" | [[Family 6 Model 142]] | ||
|- | |- | ||
| {{intel|Amber Lake|l=arch}} || {{intel|Amber Lake Y|Y|l=core}} | | {{intel|Amber Lake|l=arch}} || {{intel|Amber Lake Y|Y|l=core}} | ||
Line 44: | Line 69: | ||
| {{intel|Whiskey Lake|l=arch}} || {{intel|Whiskey Lake U|U|l=core}} | | {{intel|Whiskey Lake|l=arch}} || {{intel|Whiskey Lake U|U|l=core}} | ||
|- | |- | ||
− | | {{intel|Cannon Lake|l=arch}} || | + | | {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]] |
|- | |- | ||
− | | rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]] | + | | rowspan="2" | {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}}, {{intel|Coffee Lake E|E|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]] |
|- | |- | ||
| {{intel|Coffee Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]] | | {{intel|Coffee Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]] | ||
Line 72: | Line 97: | ||
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]] | | {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}}, {{intel|Gladden|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]] | ||
|- | |- | ||
− | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | + | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}}, {{intel|Sandy Bridge Celeron|Celeron|1=celeron}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] |
|- | |- | ||
| {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]] | | {{intel|Westmere (Client)|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]] | ||
Line 82: | Line 107: | ||
| {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]] | | {{intel|Penryn (Client)|l=arch}} || {{intel|Penryn|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]] | ||
|- | |- | ||
− | | rowspan=2" | {{intel|Core (Client)|l=arch}} || {{intel|Merom L|l=core}} || 0 || 0x6 || 0x1 || 0x6 || [[Family 6 Model 22]] | + | | rowspan="2" | {{intel|Core (Client)|l=arch}} || {{intel|Merom L|l=core}} || 0 || 0x6 || 0x1 || 0x6 || [[Family 6 Model 22]] |
|- | |- | ||
| {{intel|Merom|l=core}} || 0 || 0x6 || 0x0 || 0xF || [[Family 6 Model 15]] | | {{intel|Merom|l=core}} || 0 || 0x6 || 0x0 || 0xF || [[Family 6 Model 15]] | ||
Line 110: | Line 135: | ||
==== [[Big Cores]] (Server) ==== | ==== [[Big Cores]] (Server) ==== | ||
+ | Intel's server big cores refers to Intel workstation and data center SoCs that ship in most enterprise desktops, workstations, and servers. | ||
+ | |||
{| class="wikitable" | {| class="wikitable" | ||
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
|- | |- | ||
− | | {{intel|Granite Rapids|l=arch}} | + | | {{intel|Granite Rapids|l=arch}} || || || || || || |
+ | |- | ||
+ | | {{intel|Emerald Rapids|l=arch}} || ? || 0 || 0x6 || 0xC || 0xF || [[Family 6 Model 207]] | ||
|- | |- | ||
− | | {{intel|Sapphire Rapids|l=arch}} | + | | {{intel|Sapphire Rapids|l=arch}} || ? || 0 || 0x6 || 0x8 || 0xF || [[Family 6 Model 143]] |
|- | |- | ||
− | | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake | + | | rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake DE|DE|l=core}} || 0 || 0x6 || 0x6 || 0xC || [[Family 6 Model 108]] |
|- | |- | ||
− | | {{intel| | + | | {{intel|Ice Lake SP|SP|l=core}} || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]] |
|- | |- | ||
− | | {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake SP|SP|l=core}}, {{intel|Skylake X|X|l=core}}, {{intel|Skylake DE|DE|l=core}}, {{intel|Skylake W|W|l=core}} | + | | {{intel|Cooper Lake|l=arch}} || ? || rowspan="3" | 0 || rowspan="3" | 0x6 || rowspan="3" | 0x5 || rowspan="3" | 0x5 || rowspan="3" | [[Family 6 Model 85]] |
+ | |- | ||
+ | | {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake SP|SP|l=core}}, {{intel|Cascade Lake X|X|l=core}}, {{intel|Cascade Lake W|W|l=core}} | ||
+ | |- | ||
+ | | {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake SP|SP|l=core}}, {{intel|Skylake X|X|l=core}}, {{intel|Skylake DE|DE|l=core}}, {{intel|Skylake W|W|l=core}} | ||
|- | |- | ||
| rowspan="2" | {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]] | | rowspan="2" | {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}}, {{intel|Broadwell EX|EX|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]] | ||
|- | |- | ||
− | | {{intel|Broadwell DE|DE|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]] | + | | {{intel|Broadwell DE|DE|l=core}}, {{intel|Hewitt Lake|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]] |
|- | |- | ||
| {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]] | | {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}}, {{intel|Haswell EP|EP|l=core}}, {{intel|Haswell EX|EX|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]] | ||
Line 143: | Line 176: | ||
| {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]] | | {{intel|Bloomfield|l=core}}, {{intel|Nehalem EP|EP|l=core}}, {{intel|Nehalem WS|WS|l=core}} || 0 || 0x6 || 0x1 || 0xA || [[Family 6 Model 26]] | ||
|- | |- | ||
− | | rowspan=2" | {{intel|Penryn (Server)|l=arch}} || {{intel|Dunnington|l=core}} || 0 || 0x6 || 0x1 || 0xD || [[Family 6 Model 29]] | + | | rowspan="2" | {{intel|Penryn (Server)|l=arch}} || {{intel|Dunnington|l=core}} || 0 || 0x6 || 0x1 || 0xD || [[Family 6 Model 29]] |
|- | |- | ||
| {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]] | | {{intel|Harpertown|l=core}}, {{intel|Penryn QC|QC|l=core}}, {{intel|Wolfdale|l=core}}, {{intel|Yorkfield|l=core}} || 0 || 0x6 || 0x1 || 0x7 || [[Family 6 Model 23]] | ||
Line 150: | Line 183: | ||
|} | |} | ||
− | ==== [[ | + | ==== [[Small Cores]] ==== |
+ | Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers. | ||
+ | |||
+ | |||
{| class="wikitable" | {| class="wikitable" | ||
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
|- | |- | ||
− | | {{intel|Tremont|l=arch}} || || 0 || 0x6 || 0x8 || | + | | rowspan="3" | {{intel|Tremont|l=arch}} || {{intel|Jasper Lake|l=core}} || 0 || 0x6 || 0x9 || 0xC || [[Family 6 Model 156]] |
+ | |- | ||
+ | | {{intel|Elkhart Lake|l=core}} || 0 || 0x6 || 0x9 || 0x6 || [[Family 6 Model 150]] | ||
+ | |- | ||
+ | | {{intel|Lakefield|l=core}} || 0 || 0x6 || 0x8 || 0xA || [[Family 6 Model 138]] | ||
|- | |- | ||
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]] | | {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]] | ||
Line 198: | Line 238: | ||
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
|- | |- | ||
− | | {{intel|Lakemont|l=arch}} || {{intel|Quark}} || 0 || 0x5 || 0x0 || 0x9 || [[Family 5 Model 9]] | + | | rowspan="2" | {{intel|Lakemont|l=arch}} || rowspan="2" | {{intel|Quark}} || 0 || 0x5 || 0x0 || 0xA || [[Family 5 Model 10]] |
+ | |- | ||
+ | | 0 || 0x5 || 0x0 || 0x9 || [[Family 5 Model 9]] | ||
|- | |- | ||
| rowspan="5" | {{intel|P5|l=arch}} || rowspan="2" | P55C (Mobile) || 0 || 0x5 || 0x0 || 0x8 || [[Family 5 Model 8]] | | rowspan="5" | {{intel|P5|l=arch}} || rowspan="2" | P55C (Mobile) || 0 || 0x5 || 0x0 || 0x8 || [[Family 5 Model 8]] |
Latest revision as of 06:55, 18 October 2024
x86
Instruction Set Architecture
Instruction Set Architecture
General
Variants
Topics
- Instructions
- Addressing Modes
- Registers
- Model-Specific Register
- Assembly
- Interrupts
- Micro-Ops
- Timer
- Calling Convention
- Microarchitectures
- CPUID
CPUIDs
- AMD's CPUIDs
- Intel's CPUIDs
Modes
Extensions(all)
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:
Contents
CPUIDs[edit]
Family 19[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Diamond Rapids | 0x4 | 0xF | 0x0 | 0x1 | Family 19 Model 1 |
Family 15[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Netburst | 0 | 0xF | 0x0 | 0x6 | Family 15 Model 6 | |
Prescott | 0 | 0xF | 0x0 | 0x4 | Family 15 Model 4 | |
Prescott | 0 | 0xF | 0x0 | 0x3 | Family 15 Model 3 | |
Northwood | 0 | 0xF | 0x0 | 0x2 | Family 15 Model 2 | |
Willamette | 0 | 0xF | 0x0 | 0x1 | Family 15 Model 1 |
Family 11[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Knights Ferry | 0 | 0xB | 0x0 | 0x0 | Family 11 Model 0 | |
Knights Corner | 0 | 0xB | 0x0 | 0x1 | Family 11 Model 1 |
Family 6[edit]
Big Cores (Client)[edit]
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices.
Big Cores (Server)[edit]
Intel's server big cores refers to Intel workstation and data center SoCs that ship in most enterprise desktops, workstations, and servers.
Small Cores[edit]
Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers.
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Tremont | Jasper Lake | 0 | 0x6 | 0x9 | 0xC | Family 6 Model 156 |
Elkhart Lake | 0 | 0x6 | 0x9 | 0x6 | Family 6 Model 150 | |
Lakefield | 0 | 0x6 | 0x8 | 0xA | Family 6 Model 138 | |
Goldmont Plus | Gemini Lake | 0 | 0x6 | 0x7 | 0xA | Family 6 Model 122 |
Goldmont | Denverton | 0 | 0x6 | 0x5 | 0xF | Family 6 Model 95 |
Apollo Lake, |
0 | 0x6 | 0x5 | 0xC | Family 6 Model 92 | |
Airmont | Cherry Trail, Braswell | 0 | 0x6 | 0x4 | 0xC | Family 6 Model 76 |
Silvermont | SoFIA | 0 | 0x6 | 0x5 | 0xD | Family 6 Model 93 |
Anniedale | 0 | 0x6 | 0x5 | 0xA | Family 6 Model 90 | |
Avoton, Rangeley | 0 | 0x6 | 0x4 | 0xD | Family 6 Model 77 | |
Tangier | 0 | 0x6 | 0x4 | 0xA | Family 6 Model 74 | |
Bay Trail | 0 | 0x6 | 0x3 | 0x7 | Family 6 Model 55 | |
Saltwell | Cedarview | 0 | 0x6 | 0x3 | 0x6 | Family 6 Model 54 |
Cloverview | 0 | 0x6 | 0x3 | 0x5 | Family 6 Model 53 | |
Penwell | 0 | 0x6 | 0x2 | 0x7 | Family 6 Model 39 | |
Bonnell | Lincroft | 0 | 0x6 | 0x2 | 0x6 | Family 6 Model 38 |
Silverthorne, Diamondville, Pineview | 0 | 0x6 | 0x1 | 0xC | Family 6 Model 28 |
MIC Architecture[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Knights Mill | 0 | 0x6 | 0x8 | 0x5 | Family 6 Model 133 | |
Knights Landing | 0 | 0x6 | 0x5 | 0x7 | Family 6 Model 87 |
Family 5[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Lakemont | Quark | 0 | 0x5 | 0x0 | 0xA | Family 5 Model 10 |
0 | 0x5 | 0x0 | 0x9 | Family 5 Model 9 | ||
P5 | P55C (Mobile) | 0 | 0x5 | 0x0 | 0x8 | Family 5 Model 8 |
0 | 0x5 | 0x0 | 0x7 | Family 5 Model 7 | ||
P55C | 0 | 0x5 | 0x0 | 0x4 | Family 5 Model 4 | |
P54CS | 0 | 0x5 | 0x0 | 0x2 | Family 5 Model 2 | |
P5, P54, P54CQS | 0 | 0x5 | 0x0 | 0x1 | Family 5 Model 1 |
Family 4[edit]
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
80486 | 0 | 0x4 | 0x0 | 0x9 | Family 4 Model 9 | |
80486DX4 | 0 | 0x4 | 0x0 | 0x8 | Family 4 Model 8 | |
0 | 0x4 | 0x0 | 0x7 | Family 4 Model 7 | ||
0 | 0x4 | 0x0 | 0x5 | Family 4 Model 5 | ||
80486SL | 0 | 0x4 | 0x0 | 0x4 | Family 4 Model 4 | |
80486DX2 | 0 | 0x4 | 0x0 | 0x3 | Family 4 Model 3 | |
80486SX | 0 | 0x4 | 0x0 | 0x2 | Family 4 Model 2 | |
80486DX | 0 | 0x4 | 0x0 | 0x1 | Family 4 Model 1 |