• mirc/aliases
  ...call in that original be silenced too, with no way to unsilence them (see second example in the {{mIRC|$show}} page) <source lang="mIRC">
  18 KB (2,987 words) - 14:43, 21 March 2023
• mirc/sockets/tcp
  ...two complete scripts, one which will go to our very own example page and a second one that will go to [http://www.youtube.com/ YouTube] and get the title of ...ght get a little tricky. When dealing with forms, by simply looking at the source code you can tell if it's a POST or a GET method:
  20 KB (3,172 words) - 14:05, 20 October 2018
• mirc/msl injection
  ...ssed as the first parameter and the value of {{mIRC|$me}} is passed as the second parameter to the /echo command. ...will execute "echo -a <value of {{mIRC|$day}}>" one time, after waiting 1 second.
  26 KB (4,222 words) - 08:43, 21 January 2023
• mirc/commands/bcopy
  ...y amount of bytes from one variable starting at a specific position into a second variable at a specific position. This command supports copying of overlappi * '''-z''' - Bytes in the source which are copied are zero-filled with $chr(0) after the copy
  5 KB (754 words) - 17:30, 20 January 2024
• mirc/commands/bwrite
  ...h]''' - Length of the data to be written. Using -1 writes entire length of source text or variable.
  3 KB (411 words) - 18:47, 2 May 2023
• c/assert.h
  ...assert.h> itself. If NDEBUG is defined as a macro name at the point in the source file where <assert.h> is included, the assert macro behave as if they were <source lang="c">#define NDEBUG
  2 KB (346 words) - 08:22, 4 January 2015
• c/assert.h/assert
  <source lang="c">#include <assert.h> void assert(scalar expression);</source>
  2 KB (275 words) - 08:27, 4 January 2015
• c/static assertion
  <source lang="c">#if INT_MAX <= 65535 #endif</source>
  3 KB (534 words) - 07:36, 4 January 2015
• mirc/commands/copy
  ...mes. If the source is a directory the entire directory will be copied. The source parameter also supports {{mirc|wildcard}} characters. /copy -aof <nowiki><source></nowiki> <destination>
  2 KB (308 words) - 14:07, 20 October 2018
• mirc/commands/drawcopy
  ...hat you have specified the [color] RGB value as a transparent color in the source bitmap
  2 KB (333 words) - 19:02, 26 March 2023
• mirc/commands/filter
  ...f a window. The order of the switch values is important as they define the source and destination of lines; see the examples for more informations. You can f === Source/Destination switches ===
  7 KB (1,122 words) - 18:29, 20 July 2020
• Arduino Uno
  The '''Arduino Uno''' is an open-source hardware design, [[single-board microcontroller]], [[Arduino]] based on the [[Category:Open-source hardware]]
  3 KB (378 words) - 06:04, 9 December 2013
• mirc/commands/server
  * '''-itype''' - defines the local/global source for the info fields used at that server.
  15 KB (2,507 words) - 17:52, 31 January 2024
• binary literal
  '''Binary literal''' is an [[integer]] whose value is represented in the source code using the [[binary number system]]. Binary literals are a feature supp <source lang="Java">
  2 KB (251 words) - 00:06, 19 January 2016
• mirc/component object model
  <source lang="mIRC">/comopen <hName> <progid></source> <source lang="mIRC">/comclose <hName></source>
  27 KB (3,608 words) - 11:41, 25 October 2018
• Lua
  ...eddable and portable. The official Lua implementation is portable and open-source, released under the [[MIT License]]. Lua only has one data structuring mech ...executed. This makes it possible for a program to not need to compile the source at run-time. This ability also allows for faster program loading but not ne
  3 KB (429 words) - 23:30, 1 March 2014
• c/program structure
  ...ile it, run it, and find the output generated by the program. Below is the source code for the "Hello, World!" program: <source lang="C">
  8 KB (1,338 words) - 15:16, 9 March 2016
• intel/mcs-4/4004
  ...]</ref> process silicon-gate, capable of executing 92,000 instructions per second. The chip was capable of accessing 4KB of [[program memory]] and 640 bytes Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel
  5 KB (748 words) - 21:37, 21 November 2021
• List of HTML 5 elements
  * [[source - HTML|source]]
  3 KB (487 words) - 19:19, 15 December 2013
• c/preprocessor
  The source text is separated into two parts: directives and text lines. Directives mus ...line with the entire contents of the file specified.<ref>[[C11]] §6.10.2 Source file inclusion</ref>
  3 KB (408 words) - 07:40, 4 January 2015
• c/phases of translation
  ...convert a source file into an executable program. During these phases, the source file gets converted into a {{C|preprocessing translation unit}}, then into ...s UTF-8 or simply as ASCII and convert it to the implementation's internal source representation if necessary.<ref>ISO/IEC 9899:2011 §5.1.1.2 p1.1</ref>
  4 KB (584 words) - 13:43, 5 February 2021
• arduino
  ...no.cc/ Arduino] accessed on December 22, 2013</ref> The Arduino is an open-source hardware project that use 8-bit to 32-bit processors. The Arduino has a [[C
  3 KB (520 words) - 16:56, 19 December 2015
• programming language
  ...e typically intended to be used by humans, but may also be a result of a [[source code generator]]. Programming languages can be used to create programs by i
  2 KB (220 words) - 01:42, 10 July 2016
• c/basic i/o
  ...ve|include}} the {{C|stdio.h|<stdio.h>}} header file into your program's C source-code. <source lang="C">#include <stdio.h></source>
  11 KB (1,784 words) - 07:13, 4 January 2015
• c/standard streams
  <source lang="C"> </source>
  1 KB (213 words) - 07:28, 4 January 2015
• 10 µm lithography process
  ...This process had an effective channel length of roughly 10 µm between the source and drain (Poly-SI channel implant). The typical [[wafer size]] for this pr
  2 KB (177 words) - 23:04, 20 May 2018
• 1.5 µm lithography process
  ...his process had an effective channel length of roughly 1.5 µm between the source and drain. By the late 80s this process was replaced by [[1.3 µm]], [[1.2 ...imum contact area, zero overlap to first metal layer<br>2.0 µm overlap of second metal layer to via
  3 KB (332 words) - 23:04, 20 May 2018
• 8 µm lithography process
  ...process had a smallest feature or gate length of roughly 8 µm between the source and drain (Poly-SI channel implant). The typical [[wafer size]] for this pr
  5 KB (632 words) - 23:04, 20 May 2018
• hitachi/hmcs-4
  ...or]] manufactured by [[Hitachi]]. It is unknown if this was a licensed 2nd source or a faithful clone of the {{intel|MCS-4|Intel MCS-4}}. The complete system
  2 KB (266 words) - 00:54, 19 May 2016
• mosfet
  ...y of this layer effectively controlling the current flow between drain and source. ...y with two regions of n-type semiconductor adjacent to the gate called the source and the drain. For all practical purposes they are physically equivalent an
  8 KB (1,362 words) - 23:38, 17 November 2015
• php
  ...'' (a recursive acronym for PHP: Hypertext Preprocessor) is a popular open source, [[General-purpose programming language|general-purpose]], [[scripting lang
  1 KB (137 words) - 05:55, 6 November 2015
• mirc/identifiers/$nonstdmsg
  ...onstdmsg''' mIRC added support for handling PRIVMSG/NOTICE events that use source/target combinations that are not normally sent by an IRC server. These now
  510 bytes (68 words) - 15:56, 12 August 2022
• mirc/commands/sockread
  <source lang="mIRC"> </source>
  12 KB (2,025 words) - 19:04, 2 May 2023
• mirc/identifiers/$cb
  <source lang="mIRC"> $cb(N,[u],[%var|&binvar])</source>
  2 KB (317 words) - 03:07, 5 February 2024
• MIT License
  ...e is most commonly distributed in the following form, as found on the Open Source Initiative website: ...way to bundle the license with the code is to include it at the top of the source code in the form of a comment, for example:
  4 KB (620 words) - 02:44, 29 December 2014
• fairchild/9400
  == 2nd Source ==
  2 KB (223 words) - 23:04, 5 October 2017
• intel/3000
  ==2nd source== Signetics was the only 2nd source. Later on Czechoslovakian and USSR based clones of the 3000 series were mad
  3 KB (308 words) - 05:03, 18 February 2020
• national semiconductor/imp-4
  [[Rockwel]] was the only 2nd source for the IMP-4 series. Some USSR clones are known to exist.
  2 KB (247 words) - 00:32, 19 May 2016
• national semiconductor/imp-8
  [[rockwell international|Rockwell]] was the only 2nd source for the IMP-8 series.
  1 KB (137 words) - 12:37, 21 July 2018
• national semiconductor/imp-16
  [[Rockwel]] was the only 2nd source for the IMP-16 series.
  1 KB (172 words) - 19:22, 5 November 2015
• fairchild/4700
  == 2nd Source ==
  3 KB (283 words) - 17:18, 12 December 2016
• fairchild/100k
  === Second source === ! [[Second Source]] !! Country
  4 KB (521 words) - 14:38, 11 June 2017
• cmos
  ...scaded since the monotonically falling output is not a suitable input to a second dynamic gate expecting monotonically rising signals. In Pass-Transistor Logic (PTL), inputs drive both gate terminals and source/drain terminals. In specialized circumstances, PTL can be significantly imp
  7 KB (1,159 words) - 21:01, 8 February 2019
• power-supply pin
  ...''' for collector, '''D''' for drain, '''E''' for emitter, and '''S''' for source). For example '''V_cc''' means the voltage that should be deliver
  1 KB (209 words) - 20:19, 26 November 2015
• rockwell international/pps-4
  == 2nd source == [[National semiconductor]] later became a second source for the PPS-4.
  3 KB (359 words) - 17:26, 19 May 2016
• amd/am29100
  == 2nd source ==
  3 KB (323 words) - 11:26, 15 August 2017
• amd/am9080
  ...agreement with [[Intel]] granting them authorization to become a [[second source]]. The agreement granted each other the nonexclusive right to manufacture,
  5 KB (683 words) - 23:46, 7 March 2018
• hitachi/6309
  Hitachi released the 6309 in late 1982 as a licensed second source for the {{motorola|6809}}. The 6309 was advertised and sold as 100% compati
  4 KB (514 words) - 00:54, 19 May 2016
• hitachi/6309/a memo on the secret features of 6309
  The TFM instruction requires source address and destination address are used to specify source and destination addresses. Block size to be
  31 KB (2,938 words) - 14:54, 17 March 2016
• intel/mcs-8
  ===2nd source===
  3 KB (382 words) - 17:58, 19 May 2016
• intel/microarchitectures/bonnell
  ! First Generation !! !! Second Generation !! !! Third Generation ...mic operations consisting of a single destination register and up to three source-registers (typical load-operate-store format). Most instructions actually c
  38 KB (5,468 words) - 20:29, 23 May 2019
• intel/microarchitectures/saltwell
  * '''Source Operand Read'''
  7 KB (872 words) - 19:42, 30 November 2017
• intel/xeon d
  ...book]] and [[Intel]] in 2013. Yosemite is the codename for Facebook's open source modular chassis for the highly-concurrent but lower-power microservers. The
  13 KB (1,784 words) - 08:04, 6 April 2019
• 16 µm lithography process
  ...This process had an effective channel length of roughly 16 µm between the source and drain (Poly-SI channel implant). The typical [[wafer size]] for this pr
  502 bytes (66 words) - 23:04, 20 May 2018
• 20 µm lithography process
  ...rocess had an effective channel (Alu) length of roughly 20 µm between the source and drain (channel implant). The typical [[wafer]] size for this process wa
  902 bytes (119 words) - 23:04, 20 May 2018
• 50 µm lithography process
  ...rocess had an effective channel (Alu) length of roughly 50 µm between the source and drain. The typical [[wafer]] size for this process at companies such as
  524 bytes (70 words) - 23:04, 20 May 2018
• intel/microarchitectures/sandy bridge (client)
  ** Integrated graphics is now integrated on the same die (previously was on a second die) ** Integrated on-die is now integrated on the same die (previously was on a second die)
  84 KB (13,075 words) - 00:54, 29 December 2020
• intel/microarchitectures/skylake (client)
  ...r Forum in San Francisco on September 9 with the goals of launching in the second half of 2015. ...eived, the first 4 instructions will be processed in the first cycle and a second cycle will be required for the last instruction. This will produce an avera
  79 KB (11,922 words) - 06:46, 11 November 2022
• 3.5 µm lithography process
  ...his process had an effective channel length of roughly 3.5 µm between the source and drain. This process was later superseded by [[3 µm]], [[2 µm]], and [
  1 KB (122 words) - 06:21, 20 July 2018
• microsystems international
  * {{mil|MF7???}}, second source of [[Intel]]'s {{intel|1103}} 1K DRAM * {{mil|MF7114}}, second source/enhanced version of [[Intel]]'s {{intel|4004}}
  2 KB (289 words) - 07:23, 29 April 2016
• amd/am386
  ...ependent developer of x86 [[microprocessor]]s, as opposed to just a second source manufacturer. ...in 1982, but was terminated in 1987 - an agreement that AMD used to second-source Intel's {{intel|8086}}, {{intel|80186}}, and {{intel|80286}}. AMD's argumen
  8 KB (1,077 words) - 14:50, 2 April 2020
• 1982
  * Unknown: AMD introduced the {{amd|Am8086}}, a 2nd source {{intel|8086}}.
  384 bytes (51 words) - 01:54, 2 January 2018
• amd/am286
  | arch = 2nd source 80286 '''Am286''' (AMD 80286) was a [[second-source]]d {{intel|80286|286}} chip designed by [[Intel]] and manufactured by [[AMD
  9 KB (1,192 words) - 01:35, 29 May 2016
• amd/am186
  '''Am186''' (AMD 80186) was a [[second-source]]d {{intel|80186}} chip designed by [[Intel]] and manufactured by [[AMD]].
  5 KB (602 words) - 18:20, 3 June 2016
• amd/am8086
  '''Am8086''' (AMD 8086) was a [[second-source]]d {{intel|8086}} chip designed by [[Intel]] and manufactured by [[AMD]] in ...in the {{ibm|PC}}. IBM required all their manufacturers to have a [[second source]]. Consequently, in [[1981]] Intel renewed their 76 agreement. A year later
  5 KB (616 words) - 14:24, 1 May 2019
• amd/am8086/p8086
  '''P8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (223 words) - 15:19, 13 December 2017
• amd/am8086/p8086b
  '''P8086B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (229 words) - 15:20, 13 December 2017
• amd/am8086/p8086-1
  '''P8086-1''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (230 words) - 15:20, 13 December 2017
• amd/am8086/p8086-2
  '''P8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (232 words) - 15:20, 13 December 2017
• amd/am8086/p8086-1b
  '''P8086-1B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (234 words) - 15:20, 13 December 2017
• amd/am8086/d8086
  '''D8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (226 words) - 15:19, 13 December 2017
• amd/am8086/p8086-2b
  '''P8086-2B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (234 words) - 15:20, 13 December 2017
• amd/am8086/d8086b
  '''D8086B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (229 words) - 15:19, 13 December 2017
• amd/am8086/d8086-1
  '''D8086-1''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (228 words) - 15:19, 13 December 2017
• amd/am8086/d8086-1b
  '''D8086-1B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (234 words) - 15:19, 13 December 2017
• amd/am8086/id8086
  '''ID8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (233 words) - 15:19, 13 December 2017
• amd/am8086/d8086-2
  '''D8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (228 words) - 15:19, 13 December 2017
• amd/am8086/d8086-2b
  '''D8086-2B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (234 words) - 15:19, 13 December 2017
• amd/am8086/id8086-2
  '''ID8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (238 words) - 15:19, 13 December 2017
• amd/am8086/id8086b
  '''ID8086B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  3 KB (239 words) - 15:19, 13 December 2017
• amd/am8086/j8086b
  '''J8086B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (220 words) - 15:19, 13 December 2017
• amd/am8086/j8086
  '''J8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (214 words) - 15:19, 13 December 2017
• amd/am8086/id8086-2b
  '''ID8086-2B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  3 KB (244 words) - 15:19, 13 December 2017
• amd/am8086/j8086-1
  '''J8086-1''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (219 words) - 15:19, 13 December 2017
• amd/am8086/j8086-1b
  '''J8086-1''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (225 words) - 15:19, 13 December 2017
• amd/am8086/j8086-2
  '''J8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (219 words) - 15:19, 13 December 2017
• amd/am8086/j8086-2b
  '''J8086-2B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (225 words) - 15:19, 13 December 2017
• amd/am8086/n8086
  '''N8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (214 words) - 15:19, 13 December 2017
• amd/am8086/n8086-1
  '''N8086-1''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (219 words) - 15:19, 13 December 2017
• amd/am8086/n8086-2
  '''N8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 44-pin
  2 KB (219 words) - 15:19, 13 December 2017
• amd/am8086/8086-2-bqa
  '''8086-2/BQA''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  3 KB (248 words) - 15:19, 13 December 2017
• amd/am8086/8086-bqa
  '''8086/BQA''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  3 KB (243 words) - 15:19, 13 December 2017
• amd/am8086/md8086
  '''MD8086''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (220 words) - 15:19, 13 December 2017
• amd/am8086/md8086-2
  '''MD8086-2''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (225 words) - 15:19, 13 December 2017
• amd/am8086/md8086-2b
  '''MD8086-2B''' is a [[second-source]]d {{intel|8086}} designed by Intel and manufactured by [[AMD]] in a 40-pin
  2 KB (231 words) - 15:19, 13 December 2017
• program
  ...ing specialized code generators. [[Programming]] involves the writing of [[source code]], testing, and modifying the code appropriately. [[Software engineeri Traditionally, programs in human-readable form ([[source code]]) were converted into an [[executable]] file which could be executed
  3 KB (409 words) - 19:03, 4 January 2019
• uc davis/kilocore
  ...computation rate of 1.78 trillion fully-independent MIMD instructions per second. None of the 72 supported instruction types are algorithm-specific. ...r a total of 768 KB). Communication between cores is done via a dual-layer source-synchronous [[circuit-switched network]] and a very-small-area packet route
  8 KB (1,031 words) - 14:09, 10 May 2019
• princeton/piton
  ...://parallel.princeton.edu/papers/openpiton-asplos16.pdf OpenPiton: An open source manycore research framework]. In Proceedings of the Twenty-First Internatio
  6 KB (731 words) - 15:41, 5 July 2018
• amd/microarchitectures/zen
  ...on Zen (Zen 2)(2019)</td></tr><tr><td style="width: 50px;">'''4'''</td><td>Second generation Zen (Zen 2) for Mobile and Desktop APUs (2020)</td></tr><tr><td ...on the same port. Zen doesn't actually have this issue. The addition of a second branch unit in their case serves to purely boost the performance of branch-
  79 KB (12,095 words) - 15:27, 9 June 2023
• amd/microarchitectures/zen 2
  ...oss of performance. Zen 2 keeps the hashed perceptron predictor but adds a second layer new TAGE predictor. This predictor was first proposed in 2006 by Andr ...perceptron, is used for quick lookups (e.g., single-cycle resolution). The second-level TAGE predictor is a complex predictor that requires many cycles to co
  57 KB (8,701 words) - 22:11, 9 October 2022

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)