From WikiChip
Difference between revisions of "arm/versions"
(→Versions) |
(→Versions) |
||
Line 5: | Line 5: | ||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
− | ! ISA !! Variant !! | + | ! ISA !! Variant !! Vendor !! Microarchitectures |
|- | |- | ||
− | + | | {{arm|ARMv1}} || ARMv1 || [[Acorn]] || {{acorn|ARM1|l=arch}} | |
|- | |- | ||
− | | | + | | rowspan="3" | {{arm|ARMv2}} || ARMv2 || [[Acorn]] || {{acorn|ARM2|l=arch}} |
|- | |- | ||
− | | | + | | rowspan="2" | ARMv2a || [[Acorn]] || {{acorn|ARM3|l=arch}} |
|- | |- | ||
− | | ARM || {{armh|ARM250|l=arch}} | + | | [[ARM]] || {{armh|ARM250|l=arch}} |
|- | |- | ||
− | + | | {{arm|ARMv3}} || ARMv3 || [[ARM]] || {{armh|ARM6|l=arch}}, {{armh|ARM7|l=arch}} | |
|- | |- | ||
− | | rowspan="3" | {{arm|ARMv4}} || rowspan="2" | ARMv4 || ARM || {{armh|ARM8}} | + | | rowspan="3" | {{arm|ARMv4}} || rowspan="2" | ARMv4 || [[ARM]] || {{armh|ARM8}} |
|- | |- | ||
| [[DEC]] || {{decc|StrongARM|l=arch}} | | [[DEC]] || {{decc|StrongARM|l=arch}} | ||
|- | |- | ||
− | | ARMv4T || ARM || {{armh|ARM7TDMI}}, {{armh|ARM9TDMI}} | + | | ARMv4T || [[ARM]] || {{armh|ARM7TDMI}}, {{armh|ARM9TDMI}} |
|- | |- | ||
− | | rowspan="2" | {{arm|ARMv5}} || rowspan="2" | ARMv5TE || ARM || {{armh|ARM7EJ}}, {{armh|ARM9E}}, {{armh|ARM10E}} | + | | rowspan="2" | {{arm|ARMv5}} || rowspan="2" | ARMv5TE || [[ARM]] || {{armh|ARM7EJ}}, {{armh|ARM9E}}, {{armh|ARM10E}} |
|- | |- | ||
| [[Intel]] || {{intel|XScale|l=arch}} | | [[Intel]] || {{intel|XScale|l=arch}} | ||
|- | |- | ||
− | | rowspan="2" | {{arm|ARMv6}} || ARMv6 || ARM || {{armh|ARM11|l=arch}} | + | | rowspan="2" | {{arm|ARMv6}} || ARMv6 || [[ARM]] || {{armh|ARM11|l=arch}} |
|- | |- | ||
− | | ARMv6-M || ARM || {{armh|Cortex-M0|l=arch}}, {{armh|Cortex-M1|l=arch}} | + | | ARMv6-M || [[ARM]] || {{armh|Cortex-M0|l=arch}}, {{armh|Cortex-M1|l=arch}} |
|- | |- | ||
| rowspan="7" | {{arm|ARMv7}} || rowspan="4" | ARMv7-A | | rowspan="7" | {{arm|ARMv7}} || rowspan="4" | ARMv7-A | ||
− | | ARM || {{armh|Cortex-A5|l=arch}}, {{armh|Cortex-A7|l=arch}}, {{armh|Cortex-A8|l=arch}}, {{armh|Cortex-A9|l=arch}}, {{armh|Cortex-A12|l=arch}}, {{armh|Cortex-A15|l=arch}}, {{armh|Cortex-A17|l=arch}} | + | | [[ARM]] || {{armh|Cortex-A5|l=arch}}, {{armh|Cortex-A7|l=arch}}, {{armh|Cortex-A8|l=arch}}, {{armh|Cortex-A9|l=arch}}, {{armh|Cortex-A12|l=arch}}, {{armh|Cortex-A15|l=arch}}, {{armh|Cortex-A17|l=arch}} |
|- | |- | ||
| [[Apple]] || {{apple|Swift|l=arch}} | | [[Apple]] || {{apple|Swift|l=arch}} | ||
Line 40: | Line 40: | ||
| [[Qualcomm]] || {{qualcomm|Scorpion|l=arch}}, {{qualcomm|Krait|l=arch}} | | [[Qualcomm]] || {{qualcomm|Scorpion|l=arch}}, {{qualcomm|Krait|l=arch}} | ||
|- | |- | ||
− | | ARMv7-R || ARM || {{armh|Cortex-R4|l=arch}}, {{armh|Cortex-R5|l=arch}}, {{armh|Cortex-R7|l=arch}} | + | | ARMv7-R || [[ARM]] || {{armh|Cortex-R4|l=arch}}, {{armh|Cortex-R5|l=arch}}, {{armh|Cortex-R7|l=arch}} |
|- | |- | ||
− | | ARMv7-M || ARM || {{armh|Cortex-M3|l=arch}} | + | | ARMv7-M || [[ARM]] || {{armh|Cortex-M3|l=arch}} |
|- | |- | ||
− | | ARMv7E-M || ARM || {{armh|Cortex-M4|l=arch}} | + | | ARMv7E-M || [[ARM]] || {{armh|Cortex-M4|l=arch}} |
|- | |- | ||
| rowspan="9" | {{arm|ARMv8}} || rowspan="9" | ARMv8-A | | rowspan="9" | {{arm|ARMv8}} || rowspan="9" | ARMv8-A | ||
− | | ARM || {{armh|Cortex-A35|l=arch}}, {{armh| Cortex-A53|l=arch}}, {{armh| Cortex-A57|l=arch}}, {{armh| Cortex-A72|l=arch}}, {{armh| Cortex-A73|l=arch}} | + | | [[ARM]] || {{armh|Cortex-A35|l=arch}}, {{armh| Cortex-A53|l=arch}}, {{armh| Cortex-A57|l=arch}}, {{armh| Cortex-A72|l=arch}}, {{armh| Cortex-A73|l=arch}} |
|- | |- | ||
− | | Apple || {{apple|Cyclone|l=arch}}, {{apple|Typhoon|l=arch}}, {{apple|Twister|l=arch}}, {{apple|Hurricane|l=arch}}, {{apple|Zephyr|l=arch}} | + | | [[Apple]] || {{apple|Cyclone|l=arch}}, {{apple|Typhoon|l=arch}}, {{apple|Twister|l=arch}}, {{apple|Hurricane|l=arch}}, {{apple|Zephyr|l=arch}} |
|- | |- | ||
| [[AMD]] || {{amd|K12|l=arch}} | | [[AMD]] || {{amd|K12|l=arch}} | ||
Line 63: | Line 63: | ||
| [[Samsung]] || {{samsung|M1|l=arch}}, {{samsung|M2|l=arch}}, {{samsung|M3|l=arch}} | | [[Samsung]] || {{samsung|M1|l=arch}}, {{samsung|M2|l=arch}}, {{samsung|M3|l=arch}} | ||
|- | |- | ||
− | | Qualcomm || {{qualcomm|Kryo|l=arch}}, {{qualcomm|Falkor|l=arch}} | + | | [[Qualcomm]] || {{qualcomm|Kryo|l=arch}}, {{qualcomm|Falkor|l=arch}} |
|- | |- | ||
− | | {{arm|ARMv8.1}} || ARMv8.1-A || Cavium || {{cavium|Vulcan|l=arch}} | + | | {{arm|ARMv8.1}} || ARMv8.1-A || [[Cavium]] || {{cavium|Vulcan|l=arch}} |
|- | |- | ||
− | | rowspan="5" | {{arm|ARMv8.2}} || rowspan="5" | ARMv8.2-A || rowspan="2" | ARM || {{armh|Cortex-A55|l=arch}}, {{armh|Cortex-A75|l=arch}}, {{armh|Cortex-A76|l=arch}}, {{armh|Cortex-A77|l=arch}}, {{armh|Cortex-A78|l=arch}} | + | | rowspan="5" | {{arm|ARMv8.2}} || rowspan="5" | ARMv8.2-A || rowspan="2" | [[ARM]] || {{armh|Cortex-A55|l=arch}}, {{armh|Cortex-A75|l=arch}} (''[[arm_holdings/microarchitectures/prometheus|Prometheus]]''), {{armh|Cortex-A76|l=arch}}, {{armh|Cortex-A77|l=arch}}, {{armh|Cortex-A78|l=arch}} (''[[arm_holdings/microarchitectures/hercules|Hercules]]'') |
|- | |- | ||
− | | {{armh|Neoverse N1|l=arch}}, {{armh|Neoverse E1|l=arch}} | + | | {{armh|Neoverse N1|l=arch}} (''[[arm_holdings/microarchitectures/ares|Ares]]''), {{armh|Neoverse E1|l=arch}} (''[[arm_holdings/microarchitectures/helios|Helios]]'') |
|- | |- | ||
| [[ampere computing|Ampere]] || {{ampere|Quicksilver|l=arch}} | | [[ampere computing|Ampere]] || {{ampere|Quicksilver|l=arch}} | ||
Line 77: | Line 77: | ||
| [[Samsung]] || {{samsung|M4|l=arch}}, {{samsung|M5|l=arch}} | | [[Samsung]] || {{samsung|M4|l=arch}}, {{samsung|M5|l=arch}} | ||
|- | |- | ||
− | | {{arm|ARMv8.3}} || ARMv8.3-A || Qualcomm || {{qualcomm|Saphira|l=arch}} | + | | {{arm|ARMv8.3}} || ARMv8.3-A || [[Qualcomm]] || {{qualcomm|Saphira|l=arch}} |
+ | |- | ||
+ | | {{arm|ARMv8.4}} || ARMv8.4-A || [[ARM]] || {{armh|Neoverse V1|l=arch}} (''[[arm_holdings/microarchitectures/zeus|Zeus]]'') | ||
+ | |- | ||
+ | | {{arm|ARMv8.6}} || ARMv8.6-A || [[ARM]] || | ||
+ | |- | ||
+ | | {{arm|ARMv9}} || ARMv9.0-A || [[ARM]] || {{armh|Cortex-A510|l=arch}} (''[[arm_holdings/microarchitectures/klein|Klein]]''), (''[[arm_holdings/microarchitectures/hayes|Hayes]]''), {{armh|Cortex-A710|l=arch}} (''[[arm_holdings/microarchitectures/matterhorn|Matterhorn]]''), {{armh|Cortex-A715|l=arch}} (''[[arm_holdings/microarchitectures/makalu|Makalu]]''), <br>{{armh|Neoverse N2|l=arch}} (''[[arm_holdings/microarchitectures/perseus|Perseus]]''), {{armh|Neoverse N3|l=arch}} (''[[arm_holdings/microarchitectures/hermes|Hermes]]'')<br>{{armh|Neoverse V2|l=arch}} (''[[arm holdings/microarchitectures/demeter|Demeter]]''), {{armh|Neoverse V3|l=arch}} (''[[arm_holdings/microarchitectures/poseidon|Poseidon]]'') | ||
+ | |- | ||
|} | |} | ||
Revision as of 11:36, 15 December 2024
ARM ISA | |
General | |
Variants | |
Extensions | |
Topics | |
Versions(all) | |
ARM Versions are the architectural version numbers. ARM architecture versions always use the ARMv#
notations. Architecture versions are often confused with the various ARM implementations which historically used similar notations ARM#
. Note that for the implementations, the number does not necessarily correlates to the architecture version used. Over the years, a number of additional implementations were designed by third party companies such as DEC, Intel, Qualcomm and Apple.