From WikiChip
Difference between revisions of "EPYC"

(add tables)
(→‎AMD EPYC Family)
Line 121: Line 121:
 
! Architecture !! {{amd|Zen 6|l=arch}} !! {{amd|Zen 5|l=arch}} !! {{amd|Zen 5c|l=arch}} !! {{amd|Zen 5|l=arch}} !! {{amd|Zen 4c|l=arch}} !! {{amd|Zen 4c|l=arch}} !! {{amd|Zen 4|l=arch}}<br>V-Cache !! {{amd|Zen 4|l=arch}} !! {{amd|Zen 3|l=arch}} !! {{amd|Zen 3|l=arch}} !! {{amd|Zen 2|l=arch}} !! {{amd|Zen|l=arch}}  
 
! Architecture !! {{amd|Zen 6|l=arch}} !! {{amd|Zen 5|l=arch}} !! {{amd|Zen 5c|l=arch}} !! {{amd|Zen 5|l=arch}} !! {{amd|Zen 4c|l=arch}} !! {{amd|Zen 4c|l=arch}} !! {{amd|Zen 4|l=arch}}<br>V-Cache !! {{amd|Zen 4|l=arch}} !! {{amd|Zen 3|l=arch}} !! {{amd|Zen 3|l=arch}} !! {{amd|Zen 2|l=arch}} !! {{amd|Zen|l=arch}}  
 
|-
 
|-
−
| Family <br>Name || {{amd|Venice|l=core}} || {{amd|Turin|l=core}}-X || {{amd|Turin|l=core}} <br>Dence || {{amd|Turin|l=core}} || {{amd|Siena|l=core}} || {{amd|Bergamo|l=core}} || {{amd|Genoa|l=core}}-X || {{amd|Genoa|l=core}} || {{amd|Milan|l=core}}-X || {{amd|Milan|l=core}} || {{amd|Rome|l=core}} || {{amd|Naples|l=core}}  
+
! Family <br>Name || {{amd|Venice|l=core}} || {{amd|Turin|l=core}}-X || {{amd|Turin|l=core}} <br>Dense || {{amd|Turin|l=core}} || {{amd|Siena|l=core}} || {{amd|Bergamo|l=core}} || {{amd|Genoa|l=core}}-X || {{amd|Genoa|l=core}} || {{amd|Milan|l=core}}-X || {{amd|Milan|l=core}} || {{amd|Rome|l=core}} || {{amd|Naples|l=core}}  
 
|-
 
|-
−
| Family <br>Branding || EPYC 9006 || EPYC 9005 || EPYC 9005 || EPYC 9005 || EPYC 8004 || EPYC 9004 || EPYC 9004 || EPYC 9004 || EPYC 7004 || EPYC 7003 || EPYC 7002 || EPYC 7001  
+
! Family <br>Branding  
 +
| EPYC 9006 || EPYC 9005 || EPYC 9005 || EPYC 9005 || EPYC 8004 || EPYC 9004 || EPYC 9004 || EPYC 9004 || EPYC 7004 || EPYC 7003 || EPYC 7002 || EPYC 7001  
 
|-
 
|-
−
| Max Core <br>Count || 96 || 128 || 192 || 128 || 64 || 128 || 96 || 96 || 64 || 64 || 64 || 32  
+
! Max Core <br>Count  
 +
| 96 || 128 || 192 || 128 || 64 || 128 || 96 || 96 || 64 || 64 || 64 || 32  
 
|-
 
|-
−
| Max Thread <br>Count || 192 || 256 || 384 || 256 || 128 || 256 || 192 || 192 || 128 || 128 || 128 || 64  
+
! Max Thread <br>Count  
 +
| 192 || 256 || 384 || 256 || 128 || 256 || 192 || 192 || 128 || 128 || 128 || 64  
 
|-
 
|-
−
| Max L3 <br>Cache || TBD || 1536 MB || 384 MB || 384 MB || 256 MB || 256 MB || 1152 MB || 384 MB || 768 MB || 256 MB || 256 MB || 64 MB  
+
! Max L3 <br>Cache  
 +
| TBD || 1536 MB || 384 MB || 384 MB || 256 MB || 256 MB || 1152 MB || 384 MB || 768 MB || 256 MB || 256 MB || 64 MB  
 
|-
 
|-
−
| Chiplet <br>Design || 8x CCD <br>(1x CCX) <br>2x IOD? || 16x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 16x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(2x CCX) <br>1x IOD || 4x CCD <br>(2x CCX <br>per CCD)  
+
! Chiplet <br>Design  
 +
| 8x CCD <br>(1x CCX) <br>2x IOD? || 16x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 16x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 12x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(1x CCX) <br>1x IOD || 8x CCD <br>(2x CCX) <br>1x IOD || 4x CCD <br>(2x CCX <br>per CCD)  
 
|-
 
|-
−
| Memory <br>Support || DDR5-XXXX? || DDR5-6000? || DDR5-6400 || DDR5-6400 || DDR5-5200 || DDR5-5600 || DDR5-4800 || DDR5-4800 || DDR4-3200 || DDR4-3200 || DDR4-3200 || DDR4-2666  
+
! Memory <br>Support  
 +
| DDR5-XXXX? || DDR5-6000? || DDR5-6400 || DDR5-6400 || DDR5-5200 || DDR5-5600 || DDR5-4800 || DDR5-4800 || DDR4-3200 || DDR4-3200 || DDR4-3200 || DDR4-2666  
 
|-
 
|-
−
| Memory <br>Channels || 16 Channel <br>(SP7) || 12 Channel <br>(SP5) || 12 Channel || 12 Channel || 6 Channel || 12 Channel || 12 Channel || 12 Channel || 8 Channel || 8 Channel || 8 Channel || 8 Channel  
+
! Memory <br>Channels  
 +
| 16 Channel <br>(SP7) || 12 Channel <br>(SP5) || 12 Channel || 12 Channel || 6 Channel || 12 Channel || 12 Channel || 12 Channel || 8 Channel || 8 Channel || 8 Channel || 8 Channel  
 
|-
 
|-
−
| PCIe Gen <br>Support || TBD || TBD || 128 Gen 5 || 128 Gen 5 || 96 Gen 5 || 128 Gen 5 || 128 Gen 5 || 128 Gen 5 || 128 Gen 4 || 128 Gen 4 || 128 Gen 4 || 64 Gen 3  
+
! PCIe Gen <br>Support  
 +
| TBD || TBD || 128 Gen 5 || 128 Gen 5 || 96 Gen 5 || 128 Gen 5 || 128 Gen 5 || 128 Gen 5 || 128 Gen 4 || 128 Gen 4 || 128 Gen 4 || 64 Gen 3  
 
|-
 
|-
−
| TDP (Max) || ~600W || 500W <br>(cTDP <br>600W) || 500W <br>(cTDP <br>450W) || 400W <br>(cDP <br>320W) || 70W -<br>225W || 320W <br>(cTDP <br>400W) || 400W || 400W || 280W || 280W || 280W || 200W  
+
! TDP (Max)  
 +
| ~600W || 500W <br>(cTDP <br>600W) || 500W <br>(cTDP <br>450W) || 400W <br>(cDP <br>320W) || 70W -<br>225W || 320W <br>(cTDP <br>400W) || 400W || 400W || 280W || 280W || 280W || 200W  
 
|-
 
|-
−
| Platform || SP7 || SP5 || SP5 || SP5 || SP6 || SP5 || SP5 || SP5 || SP3 || SP3 || SP3 || SP3  
+
! Platform  
 +
| SP7 || SP5 || SP5 || SP5 || SP6 || SP5 || SP5 || SP5 || SP3 || SP3 || SP3 || SP3  
 
|-
 
|-
−
| Socket || TBD || LGA 6096<br>(SP5) || LGA 6096<br>(SP5) || LGA 6096 || LGA 4844 || LGA 6096 || LGA 6096 || LGA 6096 || LGA 4094 || LGA 4094 || LGA 4094 || LGA 4094  
+
! Socket  
 +
| TBD || LGA 6096<br>(SP5) || LGA 6096<br>(SP5) || LGA 6096 || LGA 4844 || LGA 6096 || LGA 6096 || LGA 6096 || LGA 4094 || LGA 4094 || LGA 4094 || LGA 4094  
 
|-
 
|-
−
| Process <br>Node || 2nm TSMC || 4nm TSMC || 3nm TSMC || 4nm TSMC || 5nm TSMC || 4nm TSMC || 5nm TSMC || 5nm TSMC || 7nm TSMC || 7nm TSMC || 7nm TSMC || 14nm GloFo  
+
! Process <br>Node  
 +
| 2nm TSMC || 4nm TSMC || 3nm TSMC || 4nm TSMC || 5nm TSMC || 4nm TSMC || 5nm TSMC || 5nm TSMC || 7nm TSMC || 7nm TSMC || 7nm TSMC || 14nm <br>GloFo  
 
|-
 
|-
−
| Launch || 2026? || 2025 || 2025 || 2024 || 2023 || 2023 || 2023 || 2022 || 2022 || 2021 || 2019 || 2017  
+
! Launch  
 +
| 2026? || 2025 || 2025 || 2024 || 2023 || 2023 || 2023 || 2022 || 2022 || 2021 || 2019 || 2017  
 
|-
 
|-
 
|}
 
|}

Revision as of 11:00, 20 May 2025


Overview

Codenames

Microarchitecture Codename Socket Process Cores/Threads
(Cx CCD) 		Introduction
Zen Raven Ridge • Summit Ridge
Whitehaven • Naples 		Socket SP3 14 nm 32C/64T
(4x CCD) 		June, 2017
Zen+ Picasso • Colfax • Dali
Pinnacle Ridge • Naples 		Socket SP3 14 nm 8-32 June, 2017
Zen 2 Renoir • Matisse • Lucienne
Castle Peak • Rome 		Socket SP3 7 nm 64C/128T
(8x CCD) 		August, 2019
Zen 3 Cezanne • Vermeer
Chagall • Milan(-X) 		Socket SP3 7 nm+ 64C/128T
(8x CCD) 		March, 2021
Zen 4 (Persephone)
(CCD Durango) 		Raphael • Phoenix (APU)
Storm Peak • Hawk Point
Dragon Range • Genoa(-X) 		Socket SP5
Socket AM5 		5 nm 96C/192T November, 2022
Zen 4c (Dionysus)
(CCD Vindhya) 		Phoenix 2 (APU)
Bergamo • Siena 		Socket SP5
Socket SP6 		5 nm 128C/256T November, 2022
Zen 5 (Nirvana)
(CCD Eldora) 		Granite Ridge • Strix Point
Turin • Turin Dense 		Socket SP5
Socket AM5 		4 nm 96C/192T
(16x CCD) 		November, 2023
Zen 5c (Prometheus) Granite Ridge • Strix Point
Turin • Turin Dense 		Socket SP5 3 nm 192C/384T
(12x CCD) 		November, 2023
Zen 6 (Morpheus) Venice • Medusa Socket SP5 3 nm 96C/192T
(8x CCD) 		July, 2024
Zen 6c (Monarch) Venice Dense • Medusa Socket SP5 2 nm 256C/512T
(8x CCD) 		July, 2024
  • EPYC 9005 "Turin" (Zen 5): 96 Cores / 192 Threads / 16 CCDs
  • EPYC 9005 "Turin Dense" (Zen 5c): 192 Cores / 384 Threads / 12 CCDs
  • EPYC 9006 "Venice" (Zen 6): 96 Cores / 192 Threads / 8 CCDs
  • EPYC 9006 "Venice Dense" (Zen 6c): 256 Cores / 512 Threads / 8 CCDs


AMD Zen Series

AMD • AMD Zen • AMD Ryzen • AMD EPYC
AMD Ryzen
AMD Zen 		Server PC • Desktop Mobile • Tablet Embedded
Threadripper Mainstream Elite Premium Mainstream
Zen Naples
(EPYC 7001)
Snowy Owl
(EPYC 3001) 		Whitehaven
(Ryzen 1000) 		Summit Ridge
(Ryzen 1000) 		Raven Ridge
(Ryzen 2000) 		Dali (Athlon) Banded Kestrel
(R1000 series)
Great Horned Owl
(V1000 series)
Zen+ Colfax
(Ryzen 2000) 		Pinnacle Ridge
(Ryzen 2000) 		Picasso
(Ryzen 3000) 		Pollock River Hawk
Zen 2
(Valhalla)
(CCD Aspen
Highlands) 		Rome
(EPYC 7002) 		Castle Peak (Pro)
(Ryzen 3000) 		Matisse
(Ryzen 3000) 		Renoir
(Ryzen 4000) 		Mendocino
(Athlon, 7000)
Lucienne
(Ryzen 7000) 		Grey Hawk
(V2000 series)
Zen 3
(Cerberus)
(CCD Brecken
Ridge) 		Milan
Milan-X
(EPYC 7003) 		Chagall
(Ryzen 5000) 		Vermeer
Vermeer-X
(Ryzen 5000) 		Cezanne
(Ryzen 5000) 		Barcelo
(Ryzen 5000)
Barcelo-R
(Ryzen 7000) 		Ryzen
(V3000 series)
Zen 3+ Rembrandt
(Ryzen 6000)
Rembrandt-R
(Ryzen 7000)
Zen 4
(Persephone)
(CCD Durango) 		Genoa
Genoa-X
(EPYC 9004) 		Storm Peak
(Ryzen 7000) 		Raphael
Raphael-X
(Ryzen 7000) 		Dragon Range
Dragon Range-X
(Ryzen 7000) 		Hawk Point
(Ryzen 8000)
Phoenix (APU)
(Ryzen 7000) 		Escher
(Ryzen)
Zen 4c
(Dionysus)
(CCD Vindhya) 		Bergamo
(EPYC 9004)
Siena
(EPYC 8004) 		Phoenix 2 (APU)
(Ryzen 8000, Z1)
Zen 5
(Nirvana)
(CCD Eldora)
Zen 5c
(Prometheus) 		Turin
(EPYC 9005)
Turin Dense
(Sorano) 		Shimada Peak
(Ryzen 9000) 		Granite Ridge
(Ryzen 9000)
Weisshorn		 Fire Range
(Ryzen 9000)
Strix Halo
(Ryzen AI 300) 		Krackan Point
(Ryzen AI 300)
Strix Point
(Ryzen AI 300) 		Sonoma Valley
(Ryzen APU)
Bald Eagle
Point
Zen 6
(Morpheus)
Zen 6c
(Monarch) 		Venice
(EPYC 9006) 		Medusa

AMD Ryzen Family

Zen Family
Core
Architecture 		Zen 6/6c Zen 5/5c Zen 4c Zen 4 Zen 3+ Zen 3 Zen 2 Zen+ Zen
Core
Codename 		Morpheus
Monarch 		Nirvana
Prometheus 		Dionysus Persephone Warhol Cerebrus Valhalla Zen+ Zen
CCD
Codename 		TBA Eldora Vindhya Durango TBC Brekenridge Aspen
Highlands 		N/A N/A
Server
(EPYC) 		EPYC 9006
(Venice) 		EPYC 9005
9655 (Turin)
9955 (Sorano)
(Turin Dense) 		EPYC 8004
(Siena)
EPYC 9004
(Bergamo) 		EPYC 9004
9124/9654
(Genoa) 		N/A EPYC 7003
7713/7763
(Milan)(-X) 		EPYC 7002
7452/7532
(Rome) 		N/A EPYC 7001
7251/7551
(Naples)
High-End Desktop
(Ryzen Threadripper) 		Ryzen 10000
(Medusa) 		Ryzen 9000
(Shimada Peak) 		TBA Ryzen 7000
(Storm Peak) 		N/A Ryzen 5000
(Chagal) 		Ryzen 3000
(Castle Peak) 		Ryzen 2000
(Coflax) 		Ryzen 1000
(White Haven)
Mainstream
Desktop 		TBA Ryzen 8000
(Granite Ridge) 		TBA Ryzen 7000
(Raphael) 		Ryzen 6000
(Warhol) 		Ryzen 5000
(Vermeer) 		Ryzen 3000
(Matisse) 		Ryzen 2000
(Pinnacle
Ridge) 		Ryzen 1000
(Summit Ridge)
Mainstream
Notebook (APU) 		TBA Ryzen 8000
(Strix Point)
Ryzen AI 300
(Krackan Point) 		Ryzen 7000
(Phoenix 2)
Ryzen Z1 		Ryzen 7000
(Phoenix) 		Ryzen 6000
(Rembrandt) 		Ryzen 5000
(Cezanne)
Ryzen 6000
(Barcelo) 		Ryzen 4000
(Renoir)
Ryzen 5000
(Lucienne) 		Ryzen 3000
(Picasso) 		Ryzen 2000
(Raven Ridge)
Low-Power
Mobile 		TBA Ryzen 8000
(Escher) 		TBA Ryzen 7000
(Mendocino) 		TBA TBA Ryzen 5000
(Van Gogh)
Ryzen 6000
(Dragon Crest) 		N/A N/A
Process Node 3 nm/2 nm 4 nm/3 nm 5 nm/4 nm 5 nm/4 nm 6 nm 7 nm 7 nm 12 nm 14 nm

AMD EPYC Family

Architecture Zen 6 Zen 5 Zen 5c Zen 5 Zen 4c Zen 4c Zen 4
V-Cache 		Zen 4 Zen 3 Zen 3 Zen 2 Zen
Family
Name 		Venice Turin-X Turin
Dense 		Turin Siena Bergamo Genoa-X Genoa Milan-X Milan Rome Naples
Family
Branding 		EPYC 9006 EPYC 9005 EPYC 9005 EPYC 9005 EPYC 8004 EPYC 9004 EPYC 9004 EPYC 9004 EPYC 7004 EPYC 7003 EPYC 7002 EPYC 7001
Max Core
Count 		96 128 192 128 64 128 96 96 64 64 64 32
Max Thread
Count 		192 256 384 256 128 256 192 192 128 128 128 64
Max L3
Cache 		TBD 1536 MB 384 MB 384 MB 256 MB 256 MB 1152 MB 384 MB 768 MB 256 MB 256 MB 64 MB
Chiplet
Design 		8x CCD
(1x CCX)
2x IOD? 		16x CCD
(1x CCX)
1x IOD 		12x CCD
(1x CCX)
1x IOD 		16x CCD
(1x CCX)
1x IOD 		8x CCD
(1x CCX)
1x IOD 		12x CCD
(1x CCX)
1x IOD 		12x CCD
(1x CCX)
1x IOD 		12x CCD
(1x CCX)
1x IOD 		8x CCD
(1x CCX)
1x IOD 		8x CCD
(1x CCX)
1x IOD 		8x CCD
(2x CCX)
1x IOD 		4x CCD
(2x CCX
per CCD)
Memory
Support 		DDR5-XXXX? DDR5-6000? DDR5-6400 DDR5-6400 DDR5-5200 DDR5-5600 DDR5-4800 DDR5-4800 DDR4-3200 DDR4-3200 DDR4-3200 DDR4-2666
Memory
Channels 		16 Channel
(SP7) 		12 Channel
(SP5) 		12 Channel 12 Channel 6 Channel 12 Channel 12 Channel 12 Channel 8 Channel 8 Channel 8 Channel 8 Channel
PCIe Gen
Support 		TBD TBD 128 Gen 5 128 Gen 5 96 Gen 5 128 Gen 5 128 Gen 5 128 Gen 5 128 Gen 4 128 Gen 4 128 Gen 4 64 Gen 3
TDP (Max) ~600W 500W
(cTDP
600W) 		500W
(cTDP
450W) 		400W
(cDP
320W) 		70W -
225W 		320W
(cTDP
400W) 		400W 400W 280W 280W 280W 200W
Platform SP7 SP5 SP5 SP5 SP6 SP5 SP5 SP5 SP3 SP3 SP3 SP3
Socket TBD LGA 6096
(SP5) 		LGA 6096
(SP5) 		LGA 6096 LGA 4844 LGA 6096 LGA 6096 LGA 6096 LGA 4094 LGA 4094 LGA 4094 LGA 4094
Process
Node 		2nm TSMC 4nm TSMC 3nm TSMC 4nm TSMC 5nm TSMC 4nm TSMC 5nm TSMC 5nm TSMC 7nm TSMC 7nm TSMC 7nm TSMC 14nm
GloFo
Launch 2026? 2025 2025 2024 2023 2023 2023 2022 2022 2021 2019 2017
Retrieved from "https://en.wikichip.org/w/index.php?title=EPYC&oldid=103461"