From WikiChip
Difference between revisions of "amd/microarchitectures/zen 5"
< amd‎ | microarchitectures

(→‎See also)
 
(8 intermediate revisions by 6 users not shown)
Line 5: Line 5:
 
|designer=AMD
 
|designer=AMD
 
|manufacturer=TSMC
 
|manufacturer=TSMC
−
|process=N4X
+
|introduction=2024
−
|cores=256
+
|process=4 nm <!-- N4X, N4P -->
−
|cores 2=224
+
|process 2=3 nm <!-- N3E -->
−
|cores 3=192
+
|cores=192
−
|cores 4=144
+
|cores 2=160
−
|cores 5=128
+
|cores 3=144
−
|cores 6=96
+
|cores 4=128
−
|cores 7=72
+
|cores 5=96
−
|cores 8=64
+
|cores 6=64
−
|cores 9=56
+
|cores 7=48
−
|cores 10=48
+
|cores 8=32
−
|cores 11=32
+
|cores 9=24
−
|cores 12=28
+
|cores 10=20
−
|cores 13=36
+
|cores 11=16
−
|cores 14=24
+
|cores 12=12
−
|cores 15=18
+
|cores 13=10
−
|cores 16=12
+
|cores 14=8
−
|processing elements=512
+
|cores 15=6
−
|processing elements 2=448
+
|processing elements=384 <!-- Threads -->
−
|processing elements 3=384
+
|processing elements 2=320
−
|processing elements 4=288
+
|processing elements 3=288
−
|processing elements 5=256
+
|processing elements 4=256
−
|processing elements 6=192
+
|processing elements 5=192
−
|processing elements 7=144
+
|processing elements 6=128
−
|processing elements 8=128
+
|processing elements 7=96
−
|processing elements 9=112
+
|processing elements 8=64
−
|processing elements 10=96
+
|processing elements 9=48
−
|processing elements 11=64
+
|processing elements 10=40
−
|processing elements 12=56
+
|processing elements 11=32
−
|processing elements 13=60
+
|processing elements 12=24
−
|processing elements 14=40
+
|processing elements 13=20
−
|processing elements 15=30
+
|processing elements 14=16
−
|processing elements 16=20
+
|processing elements 15=12
 
|type=Superscalar
 
|type=Superscalar
 
|oooe=Yes
 
|oooe=Yes
 
|speculative=Yes
 
|speculative=Yes
 
|renaming=Yes
 
|renaming=Yes
−
|isa=x86-64
+
|isa=AMD64
−
|isa 2=AVX512, AMX (Advanced Matrix Extensions)
+
|isa 2=x86-64
 +
|extension=AMX <!-- (Advanced Matrix Extensions) -->
 +
|extension 2=AVX
 +
|extension 3=AVX2
 +
|extension 4=AVX-512
 
|feature=SHA
 
|feature=SHA
−
|feature 2=XFR 3 or 4 ( Extended frequency range)
+
|feature 2=XFR 3 or 4 <!-- (Extended frequency range) -->
−
|core name=Turin (EPYC server multiprocessor)
+
|feature 3=Socket AM5 <!-- Desktop -->
−
|core name 2=Da Vinci (Threadripper Workstation)
+
|feature 4=Socket SP5 <!-- Server -->
−
|core name 3=Granite Ridge (Gaming Desktop CPU)
+
|feature 5=Socket FP8 <!-- Mobile -->
−
|core name 4=Strix Point (Gaming APU with RDNA3 or RDNA4)
+
|core name={{amd|Turin|l=core}} <!-- (EPYC server multiprocessor) -->
 +
|core name 2={{amd|Shimada Peak|l=core}} <!-- (Threadripper Workstation) -->
 +
|core name 3={{amd|Granite Ridge|l=core}} <!-- (Gaming Desktop CPU) -->
 +
|core name 4={{amd|Fire Range|l=core}} <!-- (Mobile processor) -->
 +
|core name 5={{amd|Strix Point|l=core}} <!-- (Gaming APU with RDNA3 or RDNA4) -->
 +
|succession=Yes
 
|predecessor=Zen 4
 
|predecessor=Zen 4
 
|predecessor link=amd/microarchitectures/zen 4
 
|predecessor link=amd/microarchitectures/zen 4
−
|successor=Zen 6 or maybe a completely new microarchitecture
+
|successor=Zen 6 <!-- or maybe a completely new microarchitecture -->
−
|succession=Yes
+
|successor link=amd/microarchitectures/zen 6
 
}}
 
}}
−
'''Zen 5''' is a planned [[microarchitecture]] being developed by [[AMD]] as a successor to {{\\|Zen 4}}.
+
 
 +
'''Zen 5''' is a [[microarchitecture]] Already released and sold being by [[AMD]] as a successor to {{\\|Zen 4}}
  
 
== History ==
 
== History ==
−
Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018<ref>[https://www.youtube.com/watch?v=iQ_4C2TKHQ0 Ryzen™ Processors: One Year Later]</ref>.
+
'''Zen 5''' was first mentioned by lead architect Michael Clark during a discussion on April 9th, [[2018]] <ref>[https://www.youtube.com/watch?v=iQ_4C2TKHQ0 Ryzen Processors: One Year Later]</ref>
  
 
== Codenames ==
 
== Codenames ==
Line 64: Line 74:
 
{| class="wikitable"
 
{| class="wikitable"
 
|-
 
|-
−
! Core !! C/T !! Target
+
! Core !! Model !! C/T !! Target
 
|-
 
|-
−
| {{amd|Turin|l=core}} || Up to ?/? || High-end server [[multiprocessors]]
+
| {{amd|Turin|l=core}} || {{amd|EPYC}} 9005 || Up to 128/256 || High-end [[EPYC]] 5th Gen series server [[multiprocessors]]
 
|-
 
|-
−
| {{amd|Da Vinci|l=core}} || Up to ?/? || Workstation & enthusiasts market processors
+
| {{amd|Turin Dense|l=core}} || {{amd|EPYC}} 9005 || Up to 192/384 || High-performance [[EPYC]] server processors
 
|-
 
|-
−
| {{amd|Granite Ridge|l=core}} || Up to ?/? || Mainstream to high-end desktops & enthusiasts market processors
+
| {{amd|Shimada Peak|l=core}}<!--{{amd|Da Vinci|l=core}}--> || {{amd|Ryzen}} 9000 || Up to 32/64 ? || [[Threadripper]] Workstation & enthusiasts market processors
 +
|-
 +
| {{amd|Granite Ridge|l=core}} || {{amd|Ryzen}} 9000 || Up to 16/32 || Mainstream to high-end desktops & PC market processors<br>(Gaming Desktop CPU)
 +
|-
 +
| {{amd|Fire Range|l=core}} || {{amd|Ryzen}} 9000 || Up to 16/32 || Mainstream desktop & mobile processors
 +
|-
 +
| {{amd|Strix Point|l=core}} || {{amd|Ryzen}} AI 300 || Up to 12/24 || Mainstream mobile processors with GPU<br>(Gaming APU with RDNA3 or RDNA4)
 +
|-
 +
| {{amd|Strix Halo|l=core}} || {{amd|Ryzen}} AI 300 || Up to 16/32 || High-performance ultrathin notebook processors
 +
|-
 +
| {{amd|Krackan Point|l=core}} || {{amd|Ryzen}} AI 300 || Up to ?/? || High-performance ultrathin mobile processors
 +
|-
 +
| {{amd|Sonoma Valley|l=core}} || {{amd|Ryzen}} APU Family || Up to ?/? || [[AMD]] Low-end Ryzen APU Family, [[Samsung]] [[4 nm]] ([[TSMC]]) <br>(Zen 5c Quad-core CPU, RDNA3 2CU GPU, TDP 35W)
 
|-
 
|-
−
| {{amd|Strix Point|l=core}} || Up to ?/? || Mainstream desktop & mobile processors with GPU
 
 
|}
 
|}
  
 +
The Zen 5 microarchitecture powers Ryzen 9000 series desktop processors (codenamed "Granite Ridge"), Epyc 9005 server
 +
:processors (codenamed "Turin"), and Ryzen AI 300 thin and light mobile processors (codenamed "Strix Point").
 +
<!--
 +
:;[[AMD]] [[Ryzen]] Series
 +
:• [https://en.namu.wiki/w/AMD%20ZEN%205%20마이크로아키텍처#s-2.3 AMD Zen 5] • {{amd|Microarchitectures}}
 +
* {{amd|Turin|l=core}} • AMD [[EPYC]] 9005 Series
 +
* {{amd|Shimada Peak|l=core}} • AMD Ryzen 9000 Series
 +
* {{amd|Granite Ridge|l=core}} • AMD Ryzen 9000 Series
 +
* {{amd|Fire Range|l=core}} • AMD Ryzen 9000 Series
 +
* {{amd|Strix Halo|l=core}} • AMD Ryzen AI 300 Series
 +
* {{amd|Strix Point|l=core}} • AMD Ryzen AI 300 Series
 +
* {{amd|Krackan Point|l=core}} • AMD Ryzen AI 300 Series
 +
* {{amd|Sonoma Valley|l=core}} • AMD Low-end Ryzen APU Family
 +
-->
 
'''Architectural Codenames:'''
 
'''Architectural Codenames:'''
 
{| class="wikitable"
 
{| class="wikitable"
Line 84: Line 119:
 
| CCD || Eldora
 
| CCD || Eldora
 
|}
 
|}
 +
<!-- Aspen, Vail, Breckenridge, Loveland, Durango, Monarch - Colorado -->
 +
 +
:;Comparison
 +
{| class="wikitable" style="text-align: center;"
 +
! colspan="2" | Core
 +
! {{amd|Zen|l=arch}}
 +
! {{amd|Zen+|l=arch}}
 +
! {{amd|Zen 2|l=arch}}
 +
! {{amd|Zen 3|l=arch}}
 +
! {{amd|Zen 3+|l=arch}}
 +
! {{amd|Zen 4|l=arch}}
 +
! {{amd|Zen 4c|l=arch}}
 +
! {{amd|Zen 5|l=arch}}
 +
! {{amd|Zen 5c|l=arch}}
 +
! {{amd|Zen 6|l=arch}}
 +
! {{amd|Zen 6c|l=arch}}
 +
|-
 +
! style="text-align: left;" rowspan="2" | Codename
 +
! style="text-align: left;" | Core
 +
|
 +
|
 +
| ''Valhalla''
 +
| ''Cerberus''
 +
|
 +
| ''Persephone''
 +
| ''Dionysus''
 +
| ''Nirvana''
 +
| ''Prometheus''
 +
| ''Morpheus''
 +
| ''Monarch''
 +
|-
 +
! style="text-align: left;" | CCD
 +
|
 +
|
 +
| ''Aspen <br>Highlands''
 +
| ''Breckenridge''
 +
|
 +
| ''Durango''
 +
| ''Vindhya''
 +
| ''Eldora''
 +
|
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" rowspan="2" | Cores <br>(threads)
 +
! style="text-align: left;" | CCD
 +
|
 +
|
 +
|
 +
| 8 (16)
 +
|
 +
| 8 (16)
 +
| 16 (32)
 +
| <!-- 128 (256) -->
 +
| <!-- 192 (384) -->
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" | CCX
 +
|
 +
|
 +
|
 +
| 8 (16)
 +
|
 +
| 8 (16)
 +
| 8 (16)
 +
|
 +
|
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" rowspan="2" | L3 cache
 +
! style="text-align: left;" | CCD
 +
|
 +
|
 +
|
 +
| 32 MB
 +
|
 +
| 32 MB
 +
| 32 MB
 +
| 32 MB
 +
|
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" | CCX
 +
|
 +
|
 +
|
 +
| 32 MB
 +
|
 +
| 32 MB
 +
| 16 MB
 +
| 32 MB
 +
|
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" rowspan="2" | Die size
 +
! style="text-align: left;" | CCD area
 +
| 44 mm<sup>2</sup>
 +
|
 +
|
 +
|
 +
|
 +
| 66.3 mm<sup>2</sup>
 +
| 72.7 mm<sup>2</sup>
 +
| 70.6 mm<sup>2</sup>
 +
|
 +
|
 +
|
 +
|-
 +
! style="text-align: left;" | Core area<br>(Fab node)
 +
| 7 mm<sup>2</sup><br>([[14 nm]])
 +
| ([[12 nm]])
 +
| ([[7 nm]])
 +
| ([[7 nm]])
 +
| ([[7 nm]])
 +
| 3.84 mm<sup>2</sup><br>([[5 nm]])
 +
| 2.48 mm<sup>2</sup><br>([[5 nm]])
 +
| ([[4 nm]])
 +
| ([[3 nm]])
 +
| ([[2 nm]])
 +
| ([[2 nm]])
 +
|-
 +
|}
 +
<!--
 +
<pre>
 +
===Models===
 +
{{collist
 +
| count = 4
 +
|
 +
* {{amd|Ryzen|Zen Series}}
 +
* {{amd|Zen|l=arch}}
 +
* {{amd|Zen+|l=arch}}
 +
* {{amd|Zen 2|l=arch}} (Valhalla) <!-- (CCD: Aspen Highlands) -- >
 +
 +
* {{amd|Zen 3|l=arch}} (Cerberus) <!-- (CCD: Breckenridge) -- >
 +
* {{amd|Zen 3+|l=arch}}
 +
* {{amd|Zen 4|l=arch}} (Persephone) <!-- (CCD: Durango) -- >
 +
* {{amd|Zen 4c|l=arch}} (Dionysus) <!-- (CCD: Vindhya) -- >
 +
* {{amd|Zen 5|l=arch}} (Nirvana) <!-- (CCD: Eldora) -- >
 +
* {{amd|Zen 5c|l=arch}} (Prometheus)
 +
* {{amd|Zen 6|l=arch}} (Morpheus)
 +
* {{amd|Zen 6c|l=arch}} (Monarch) <!--
 +
* {{amd|Zen 7|l=arch}} -- >
 +
}}</pre>-->
  
 
== Process Technology ==
 
== Process Technology ==
−
Zen 5 is speculated to be produced on a [[3nm process]].
+
'''Zen 5''' is to be produced on a [[4 nm]] process, '''Zen 5c''' is to be produced on a [[3 nm]] process.
  
 
== Architecture ==
 
== Architecture ==
−
Little is currently known about the architectural improvements that are being done to Zen 5.
+
[[AMD]] '''Zen 5''' released in July [[2024]]. The seventh microarchitecture in the [[Zen]] [[microarchitecture]] series.
 +
:Codenamed {{amd|Granite Ridge|l=arch}}, {{amd|Strix Point|l=arch}}, and {{amd|Turin|l=arch}}, it is slated for [[TSMC]] [[4 nm]] or [[3 nm]] manufacturing.
  
−
-big.LITTLE design
+
*LITTLE design
−
-More IPC and clock speed
+
:- Improved 16% IPC and clock speed
−
- possibly more L3 cache per chiplet
+
:- possibly more L3 cache per chiplet
  
 
=== Key changes from {{\\|Zen 4}} ===
 
=== Key changes from {{\\|Zen 4}} ===
−
{{empty section}}
+
:;Core level (vs. Zen 4 {{amd|microarchitectures}})
 +
 
 +
*Instruction set
 +
:'''[[AVX-512]]''' ''VP2INTERSECT'' support
 +
:'''AVX-VNNI''' support
 +
*Front end
 +
:• Branch prediction improvements
 +
:- L1 BTB size increased significantly from 1.5K → 16K (10.7x)
 +
:- L2 BTB size increases from 7K → 8K'''
 +
:- Increased size of TAGE
 +
:- Introduction of 2-ahead predictor structure
 +
:- Return stack size increased from 32 → 52 entries (+62.5%)
 +
:• Improved instruction cache latency and bandwidth
 +
:- Instruction fetch bandwidth increased from 32B → 64B per cycle
 +
:- L2 instruction TLB size increased from 512 → 2048 entries (4x)
 +
:• Introducing a dual decode pipeline
 +
:- Decoder throughput scaled from 4 to 8 (2x4) per cycle (4 per thread, 4 in single thread)
 +
:- Op cache throughput expanded from 9 → 12 (2x6) per cycle (6 per thread, 6 for single thread)
 +
:- Unlike [[Intel]] E-Core, where a single thread can utilize multiple clusters, one cluster is used per SMT thread.
 +
* Back end
 +
:• Dispatch width of integer operations expanded from 6 → 8
 +
:• The size of ROB (reorder buffer) has been expanded from 320 to 448 entries (+40%)
 +
:• Integer register file capacity expanded from 192 → 240 entries (+25%)
 +
:• Floating point register file capacity expanded from 192 to 384 entries (2x)
 +
:• Flag register file capacity expanded to 192 entries
 +
:• Increased size of integer scheduler
 +
:- Scheduler size expanded from 4x24 (=96) → 88+56 (=144) entries (+50%)
 +
:- Adoption of integrated scheduler configuration similar to Intel P-Core
 +
:• Increased size of floating point scheduler
 +
:- The size of the pre-scheduler queue has been expanded from 64 to 96 entries (+50%).
 +
:- Scheduler size expanded from 2x32 (=64) → 3x38 (=114) entries (+78%)
 +
:• Number of ALUs increased from 4 → 6 (+50%)
 +
:• Number of multiplication units increases from 1 → 3 (3x)
 +
:• Number of branch units increased from 2 → 3 (+50%)
 +
:• Number of AGU increased from 3 → 4 (+33%)
 +
:- Number of loads that can be processed per cycle increased from 3 → 4 (same as 2 for 128 bits or more)
 +
:- Number of 128/256 bit stores that can be processed per cycle increased from 1 → 2
 +
:Desktop and server products such as Granite Ridge can process [[AVX-512]] SIMD in one cycle.
 +
:However, mobile products process 256 bits in two cycles like the previous Zen 4.
 +
*Memory subsystem
 +
:• Load/Store Queue
 +
:- Increased size
 +
:• Prefetcher
 +
:- Added 2D stride prefetcher
 +
:- Improved stream & region prefetcher
 +
:• L1 data cache
 +
:- Capacity increased from 32 KB → 48 KB
 +
:- Associativity increases from 8-way → 12-way
 +
:- Bandwidth doubled
 +
:• L2 data cache
 +
:- Associativity increases from 8-way → 16-way
 +
:- Bandwidth increases from 32B → 64B per cycle
 +
:• L3 data cache
 +
:- Slight improvement in latency
 +
:- Maximum number of in-flight misses increased to 320
 +
*Physical design
 +
:Improved power gating technology
 +
 
 +
*The overall expansion of the architecture has improved performance per clock
 +
:by an average of 16% compared to the previous generation.
 +
 
 +
== Members ==
 +
=== 9005 Series (Zen 5) ===
 +
{{see also|amd/cores/turin|amd/microarchitectures/zen 5|l1=Turin|l2=Zen 5 µarch}}
 +
 
 +
The fifth generation of [[EPYC]] processors was launched on October 10, [[2024]], at [[AMD]]'s Advancing AI event, with general availability beginning in November [[2024]]. Based on the {{amd|Zen 5|l=arch}} microarchitecture, the 9005 series, codenamed "{{amd|Turin|l=core}}", is manufactured by [[TSMC]] using a [[4 nm]] process for standard '''Zen 5''' cores and a [[3 nm]] process for '''Zen 5c''' cores.
 +
 
 +
It utilizes the {{amd|Socket SP5|l=pack}} socket, maintaining compatibility with the previous generation. The series offers core counts ranging from [[8 cores]] to [[192 cores]], with support for up to 12 channels of DDR5-6000 memory (up to 6 TiB per socket) and 128 PCIe 5.0 lanes, enhancing performance and efficiency for high-performance computing, cloud, and AI workloads.
 +
 
 +
The series includes standard '''Zen 5''' models, high-frequency ''"F"'' SKUs, single-socket ''"P"'' SKUs, and dense '''Zen 5c''' models, with [[TDP]]s ranging from 155 W to 500 W.
 +
 
 +
{{comp table start}}
 +
<table class="comptable sortable tc4 tc5 tc10 tc11 tc12">
 +
<tr class="comptable-header"><th> </th><th colspan="12">List of Zen 5-based [[EPYC]] Processors</th></tr>
 +
<tr class="comptable-header"><th> </th><th colspan="8">Main Specs</th><th colspan="7">Frequency</th></tr>
 +
<tr class="comptable-header"><th>Model</th><th>Price</th><th>Launched</th><th>Cores</th><th>Threads</th><th>L2$</th><th>L3$</th><th>[[TDP]]</th><th>Memory</th><th>Base Freq</th><th>Max Boost</th></tr>
 +
<tr class="comptable-header comptable-header-sep"><th> </th><th colspan="25">[[Uniprocessors]]</th></tr>
 +
<tr><td>EPYC 9015P</td><td>$ 527</td><td>November 2024</td><td>8</td><td>16</td><td>8 MiB</td><td>32 MiB</td><td>155 W</td><td>DDR5-6000</td><td>3.8 GHz</td><td>4.1 GHz</td></tr>
 +
<tr><td>EPYC 9125P</td><td>$ 1,121</td><td>November 2024</td><td>16</td><td>32</td><td>16 MiB</td><td>64 MiB</td><td>200 W</td><td>DDR5-6000</td><td>4.0 GHz</td><td>4.3 GHz</td></tr>
 +
<tr><td>EPYC 9355P</td><td>$ 4,771</td><td>November 2024</td><td>32</td><td>64</td><td>32 MiB</td><td>256 MiB</td><td>300 W</td><td>DDR5-6000</td><td>3.65 GHz</td><td>4.05 GHz</td></tr>
 +
<tr><td>EPYC 9755P</td><td>$ 12,984</td><td>November 2024</td><td>128</td><td>256</td><td>128 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.7 GHz</td><td>4.1 GHz</td></tr>
 +
<tr class="comptable-header comptable-header-sep"><th> </th><th colspan="25">[[Multiprocessors]] (dual-socket)</th></tr>
 +
<tr><td>EPYC 9015</td><td>$ 527</td><td>November 2024</td><td>8</td><td>16</td><td>8 MiB</td><td>32 MiB</td><td>155 W</td><td>DDR5-6000</td><td>3.8 GHz</td><td>4.1 GHz</td></tr>
 +
<tr><td>EPYC 9115</td><td>$ 744</td><td>November 2024</td><td>12</td><td>24</td><td>12 MiB</td><td>32 MiB</td><td>155 W</td><td>DDR5-6000</td><td>3.6 GHz</td><td>4.0 GHz</td></tr>
 +
<tr><td>EPYC 9125</td><td>$ 1,121</td><td>November 2024</td><td>16</td><td>32</td><td>16 MiB</td><td>64 MiB</td><td>200 W</td><td>DDR5-6000</td><td>4.0 GHz</td><td>4.3 GHz</td></tr>
 +
<tr><td>EPYC 9175F</td><td>$ 2,624</td><td>November 2024</td><td>16</td><td>32</td><td>16 MiB</td><td>512 MiB</td><td>320 W</td><td>DDR5-6000</td><td>4.2 GHz</td><td>5.0 GHz</td></tr>
 +
<tr><td>EPYC 9215</td><td>$ 1,518</td><td>November 2024</td><td>20</td><td>40</td><td>20 MiB</td><td>64 MiB</td><td>200 W</td><td>DDR5-6000</td><td>3.7 GHz</td><td>4.1 GHz</td></tr>
 +
<tr><td>EPYC 9255</td><td>$ 2,238</td><td>November 2024</td><td>24</td><td>48</td><td>24 MiB</td><td>96 MiB</td><td>240 W</td><td>DDR5-6000</td><td>3.65 GHz</td><td>4.05 GHz</td></tr>
 +
<tr><td>EPYC 9275F</td><td>$ 3,224</td><td>November 2024</td><td>24</td><td>48</td><td>24 MiB</td><td>96 MiB</td><td>300 W</td><td>DDR5-6000</td><td>4.1 GHz</td><td>4.8 GHz</td></tr>
 +
<tr><td>EPYC 9335</td><td>$ 2,991</td><td>November 2024</td><td>32</td><td>64</td><td>32 MiB</td><td>128 MiB</td><td>240 W</td><td>DDR5-6000</td><td>3.35 GHz</td><td>3.9 GHz</td></tr>
 +
<tr><td>EPYC 9355</td><td>$ 4,771</td><td>November 2024</td><td>32</td><td>64</td><td>32 MiB</td><td>256 MiB</td><td>300 W</td><td>DDR5-6000</td><td>3.65 GHz</td><td>4.05 GHz</td></tr>
 +
<tr><td>EPYC 9375F</td><td>$ 5,198</td><td>November 2024</td><td>32</td><td>64</td><td>32 MiB</td><td>256 MiB</td><td>320 W</td><td>DDR5-6000</td><td>4.0 GHz</td><td>4.8 GHz</td></tr>
 +
<tr><td>EPYC 9455</td><td>$ 5,987</td><td>November 2024</td><td>48</td><td>96</td><td>48 MiB</td><td>256 MiB</td><td>300 W</td><td>DDR5-6000</td><td>3.25 GHz</td><td>3.85 GHz</td></tr>
 +
<tr><td>EPYC 9535</td><td>$ 6,876</td><td>November 2024</td><td>64</td><td>128</td><td>64 MiB</td><td>256 MiB</td><td>300 W</td><td>DDR5-6000</td><td>2.9 GHz</td><td>3.75 GHz</td></tr>
 +
<tr><td>EPYC 9555</td><td>$ 9,251</td><td>November 2024</td><td>64</td><td>128</td><td>64 MiB</td><td>256 MiB</td><td>360 W</td><td>DDR5-6000</td><td>3.2 GHz</td><td>4.0 GHz</td></tr>
 +
<tr><td>EPYC 9575F</td><td>$ 10,166</td><td>November 2024</td><td>64</td><td>128</td><td>64 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>3.5 GHz</td><td>5.0 GHz</td></tr>
 +
<tr><td>EPYC 9655</td><td>$ 10,592</td><td>November 2024</td><td>96</td><td>192</td><td>96 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.7 GHz</td><td>4.1 GHz</td></tr>
 +
<tr><td>EPYC 9745</td><td>$ 11,494</td><td>November 2024</td><td>128</td><td>256</td><td>128 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.4 GHz</td><td>3.8 GHz</td></tr>
 +
<tr><td>EPYC 9755</td><td>$ 12,984</td><td>November 2024</td><td>128</td><td>256</td><td>128 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.7 GHz</td><td>4.1 GHz</td></tr>
 +
<tr><td>EPYC 9565</td><td>$ 12,593</td><td>November 2024</td><td>96</td><td>192</td><td>96 MiB</td><td>384 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.8 GHz</td><td>4.0 GHz</td></tr>
 +
<tr><td>EPYC 9665</td><td>$ 13,630</td><td>November 2024</td><td>96</td><td>192</td><td>96 MiB</td><td>384 MiB</td><td>400 W</td><td>DDR5-6000</td><td>3.0 GHz</td><td>4.2 GHz</td></tr>
 +
<tr><td>EPYC 9755F</td><td>$ 13,999</td><td>November 2024</td><td>128</td><td>256</td><td>128 MiB</td><td>256 MiB</td><td>500 W</td><td>DDR5-6000</td><td>3.1 GHz</td><td>4.4 GHz</td></tr>
 +
<tr><td>EPYC 9825</td><td>$ 13,999</td><td>November 2024</td><td>144</td><td>288</td><td>144 MiB</td><td>384 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.6 GHz</td><td>3.9 GHz</td></tr>
 +
<tr><td>EPYC 9845</td><td>$ 14,399</td><td>November 2024</td><td>160</td><td>320</td><td>160 MiB</td><td>384 MiB</td><td>400 W</td><td>DDR5-6000</td><td>2.4 GHz</td><td>3.7 GHz</td></tr>
 +
<tr><td>EPYC 9965</td><td>$ 14,813</td><td>November 2024</td><td>192</td><td>384</td><td>192 MiB</td><td>384 MiB</td><td>500 W</td><td>DDR5-6000</td><td>2.25 GHz</td><td>3.7 GHz</td></tr>
 +
<tr class="comptable-header comptable-header-sep"><th> </th><th colspan="25">Frequency-optimized SKUs</th></tr>
 +
<tr><td>EPYC 9175F</td><td>$ 2,624</td><td>November 2024</td><td>16</td><td>32</td><td>16 MiB</td><td>512 MiB</td><td>320 W</td><td>DDR5-6000</td><td>4.2 GHz</td><td>5.0 GHz</td></tr>
 +
<tr><td>EPYC 9275F</td><td>$ 3,224</td><td>November 2024</td><td>24</td><td>48</td><td>24 MiB</td><td>96 MiB</td><td>300 W</td><td>DDR5-6000</td><td>4.1 GHz</td><td>4.8 GHz</td></tr>
 +
<tr><td>EPYC 9375F</td><td>$ 5,198</td><td>November 2024</td><td>32</td><td>64</td><td>32 MiB</td><td>256 MiB</td><td>320 W</td><td>DDR5-6000</td><td>4.0 GHz</td><td>4.8 GHz</td></tr>
 +
<tr><td>EPYC 9575F</td><td>$ 10,166</td><td>November 2024</td><td>64</td><td>128</td><td>64 MiB</td><td>256 MiB</td><td>400 W</td><td>DDR5-6000</td><td>3.5 GHz</td><td>5.0 GHz</td></tr>
 +
<tr><td>EPYC 9755F</td><td>$ 13,999</td><td>November 2024</td><td>128</td><td>256</td><td>128 MiB</td><td>256 MiB</td><td>500 W</td><td>DDR5-6000</td><td>3.1 GHz</td><td>4.4 GHz</td></tr>
 +
{{comp table count|ask=[[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[microprocessor family::EPYC]] [[core name::Turin]]}}
 +
<td>'''32 :'''</td>
 +
</table>
 +
{{comp table end}}
  
 
== Designers ==
 
== Designers ==
Line 104: Line 401:
 
{{reflist}}
 
{{reflist}}
  
−
== See Also ==
+
== See also ==
−
* AMD {{\\|Zen}}
+
:; [[AMD]] • [[Zen]] • [[Ryzen]] • [[EPYC]]
−
* Intel {{intel|Meteor Lake|l=arch}}
+
 
 +
{| border="0" cellpadding="2" width="100%"
 +
|-
 +
|width="35%" valign="top" align="left"|
 +
{{amd zen core see also}}
 +
|width="35%" valign="top" align="left"|
 +
{{amd zen+ core see also}}
 +
|width="30%" valign="top" align="left"|
 +
{{amd zen 2 core see also}}
 +
|}
 +
----
 +
{| border="0" cellpadding="2" width="100%"
 +
|-
 +
|width="35%" valign="top" align="left"|
 +
{{amd zen 3 core see also}}
 +
|width="35%" valign="top" align="left"|
 +
{{amd zen 4 core see also}}
 +
|width="30%" valign="top" align="left"|
 +
.
 +
|}
 +
 
 +
* [[Intel]] • {{intel|Meteor Lake|l=arch}}
 +
 
 +
[[Category:amd]]

Latest revision as of 18:39, 27 April 2025

Edit Values
Zen 5 µarch
General Info
Arch TypeCPU
DesignerAMD
ManufacturerTSMC
Introduction2024
Process4 nm, 3 nm
Core Configs192, 160, 144, 128, 96, 64, 48, 32, 24, 20, 16, 12, 10, 8, 6
PE Configs384, 320, 288, 256, 192, 128, 96, 64, 48, 40, 32, 24, 20, 16, 12
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAAMD64, x86-64
ExtensionsAMX, AVX, AVX2, AVX-512
Cores
Core NamesTurin,
Shimada Peak,
Granite Ridge,
Fire Range,
Strix Point
Succession

Zen 5 is a microarchitecture Already released and sold being by AMD as a successor to Zen 4

History[edit]

Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018 [1]

Codenames[edit]

Product Codenames:

Core Model C/T Target
Turin EPYC 9005 Up to 128/256 High-end EPYC 5th Gen series server multiprocessors
Turin Dense EPYC 9005 Up to 192/384 High-performance EPYC server processors
Shimada Peak Ryzen 9000 Up to 32/64 ? Threadripper Workstation & enthusiasts market processors
Granite Ridge Ryzen 9000 Up to 16/32 Mainstream to high-end desktops & PC market processors
(Gaming Desktop CPU)
Fire Range Ryzen 9000 Up to 16/32 Mainstream desktop & mobile processors
Strix Point Ryzen AI 300 Up to 12/24 Mainstream mobile processors with GPU
(Gaming APU with RDNA3 or RDNA4)
Strix Halo Ryzen AI 300 Up to 16/32 High-performance ultrathin notebook processors
Krackan Point Ryzen AI 300 Up to ?/? High-performance ultrathin mobile processors
Sonoma Valley Ryzen APU Family Up to ?/? AMD Low-end Ryzen APU Family, Samsung 4 nm (TSMC)
(Zen 5c Quad-core CPU, RDNA3 2CU GPU, TDP 35W)

The Zen 5 microarchitecture powers Ryzen 9000 series desktop processors (codenamed "Granite Ridge"), Epyc 9005 server

processors (codenamed "Turin"), and Ryzen AI 300 thin and light mobile processors (codenamed "Strix Point").

Architectural Codenames:

Arch Codename
Core Nirvana
CCD Eldora
Comparison
Core Zen Zen+ Zen 2 Zen 3 Zen 3+ Zen 4 Zen 4c Zen 5 Zen 5c Zen 6 Zen 6c
Codename Core Valhalla Cerberus Persephone Dionysus Nirvana Prometheus Morpheus Monarch
CCD Aspen
Highlands 		Breckenridge Durango Vindhya Eldora
Cores
(threads) 		CCD 8 (16) 8 (16) 16 (32)
CCX 8 (16) 8 (16) 8 (16)
L3 cache CCD 32 MB 32 MB 32 MB 32 MB
CCX 32 MB 32 MB 16 MB 32 MB
Die size CCD area 44 mm2 66.3 mm2 72.7 mm2 70.6 mm2
Core area
(Fab node) 		7 mm2
(14 nm) 		(12 nm) (7 nm) (7 nm) (7 nm) 3.84 mm2
(5 nm) 		2.48 mm2
(5 nm) 		(4 nm) (3 nm) (2 nm) (2 nm)

Process Technology[edit]

Zen 5 is to be produced on a 4 nm process, Zen 5c is to be produced on a 3 nm process.

Architecture[edit]

AMD Zen 5 released in July 2024. The seventh microarchitecture in the Zen microarchitecture series.

Codenamed Granite Ridge, Strix Point, and Turin, it is slated for TSMC 4 nm or 3 nm manufacturing.
  • LITTLE design
- Improved 16% IPC and clock speed
- possibly more L3 cache per chiplet

Key changes from Zen 4[edit]

Core level (vs. Zen 4 microarchitectures)
  • Instruction set
AVX-512 VP2INTERSECT support
AVX-VNNI support
  • Front end
• Branch prediction improvements
- L1 BTB size increased significantly from 1.5K → 16K (10.7x)
- L2 BTB size increases from 7K → 8K
- Increased size of TAGE
- Introduction of 2-ahead predictor structure
- Return stack size increased from 32 → 52 entries (+62.5%)
• Improved instruction cache latency and bandwidth
- Instruction fetch bandwidth increased from 32B → 64B per cycle
- L2 instruction TLB size increased from 512 → 2048 entries (4x)
• Introducing a dual decode pipeline
- Decoder throughput scaled from 4 to 8 (2x4) per cycle (4 per thread, 4 in single thread)
- Op cache throughput expanded from 9 → 12 (2x6) per cycle (6 per thread, 6 for single thread)
- Unlike Intel E-Core, where a single thread can utilize multiple clusters, one cluster is used per SMT thread.
  • Back end
• Dispatch width of integer operations expanded from 6 → 8
• The size of ROB (reorder buffer) has been expanded from 320 to 448 entries (+40%)
• Integer register file capacity expanded from 192 → 240 entries (+25%)
• Floating point register file capacity expanded from 192 to 384 entries (2x)
• Flag register file capacity expanded to 192 entries
• Increased size of integer scheduler
- Scheduler size expanded from 4x24 (=96) → 88+56 (=144) entries (+50%)
- Adoption of integrated scheduler configuration similar to Intel P-Core
• Increased size of floating point scheduler
- The size of the pre-scheduler queue has been expanded from 64 to 96 entries (+50%).
- Scheduler size expanded from 2x32 (=64) → 3x38 (=114) entries (+78%)
• Number of ALUs increased from 4 → 6 (+50%)
• Number of multiplication units increases from 1 → 3 (3x)
• Number of branch units increased from 2 → 3 (+50%)
• Number of AGU increased from 3 → 4 (+33%)
- Number of loads that can be processed per cycle increased from 3 → 4 (same as 2 for 128 bits or more)
- Number of 128/256 bit stores that can be processed per cycle increased from 1 → 2
Desktop and server products such as Granite Ridge can process AVX-512 SIMD in one cycle.
However, mobile products process 256 bits in two cycles like the previous Zen 4.
  • Memory subsystem
• Load/Store Queue
- Increased size
• Prefetcher
- Added 2D stride prefetcher
- Improved stream & region prefetcher
• L1 data cache
- Capacity increased from 32 KB → 48 KB
- Associativity increases from 8-way → 12-way
- Bandwidth doubled
• L2 data cache
- Associativity increases from 8-way → 16-way
- Bandwidth increases from 32B → 64B per cycle
• L3 data cache
- Slight improvement in latency
- Maximum number of in-flight misses increased to 320
  • Physical design
Improved power gating technology
  • The overall expansion of the architecture has improved performance per clock
by an average of 16% compared to the previous generation.

Members[edit]

9005 Series (Zen 5)[edit]

See also: Turin and Zen 5 µarch


The fifth generation of EPYC processors was launched on October 10, 2024, at AMD's Advancing AI event, with general availability beginning in November 2024. Based on the Zen 5 microarchitecture, the 9005 series, codenamed "Turin", is manufactured by TSMC using a 4 nm process for standard Zen 5 cores and a 3 nm process for Zen 5c cores.

It utilizes the Socket SP5 socket, maintaining compatibility with the previous generation. The series offers core counts ranging from 8 cores to 192 cores, with support for up to 12 channels of DDR5-6000 memory (up to 6 TiB per socket) and 128 PCIe 5.0 lanes, enhancing performance and efficiency for high-performance computing, cloud, and AI workloads.

The series includes standard Zen 5 models, high-frequency "F" SKUs, single-socket "P" SKUs, and dense Zen 5c models, with TDPs ranging from 155 W to 500 W.

 List of Zen 5-based EPYC Processors
 Main SpecsFrequency
ModelPriceLaunchedCoresThreadsL2$L3$TDPMemoryBase FreqMax Boost
 Uniprocessors
EPYC 9015P$ 527November 20248168 MiB32 MiB155 WDDR5-60003.8 GHz4.1 GHz
EPYC 9125P$ 1,121November 2024163216 MiB64 MiB200 WDDR5-60004.0 GHz4.3 GHz
EPYC 9355P$ 4,771November 2024326432 MiB256 MiB300 WDDR5-60003.65 GHz4.05 GHz
EPYC 9755P$ 12,984November 2024128256128 MiB256 MiB400 WDDR5-60002.7 GHz4.1 GHz
 Multiprocessors (dual-socket)
EPYC 9015$ 527November 20248168 MiB32 MiB155 WDDR5-60003.8 GHz4.1 GHz
EPYC 9115$ 744November 2024122412 MiB32 MiB155 WDDR5-60003.6 GHz4.0 GHz
EPYC 9125$ 1,121November 2024163216 MiB64 MiB200 WDDR5-60004.0 GHz4.3 GHz
EPYC 9175F$ 2,624November 2024163216 MiB512 MiB320 WDDR5-60004.2 GHz5.0 GHz
EPYC 9215$ 1,518November 2024204020 MiB64 MiB200 WDDR5-60003.7 GHz4.1 GHz
EPYC 9255$ 2,238November 2024244824 MiB96 MiB240 WDDR5-60003.65 GHz4.05 GHz
EPYC 9275F$ 3,224November 2024244824 MiB96 MiB300 WDDR5-60004.1 GHz4.8 GHz
EPYC 9335$ 2,991November 2024326432 MiB128 MiB240 WDDR5-60003.35 GHz3.9 GHz
EPYC 9355$ 4,771November 2024326432 MiB256 MiB300 WDDR5-60003.65 GHz4.05 GHz
EPYC 9375F$ 5,198November 2024326432 MiB256 MiB320 WDDR5-60004.0 GHz4.8 GHz
EPYC 9455$ 5,987November 2024489648 MiB256 MiB300 WDDR5-60003.25 GHz3.85 GHz
EPYC 9535$ 6,876November 20246412864 MiB256 MiB300 WDDR5-60002.9 GHz3.75 GHz
EPYC 9555$ 9,251November 20246412864 MiB256 MiB360 WDDR5-60003.2 GHz4.0 GHz
EPYC 9575F$ 10,166November 20246412864 MiB256 MiB400 WDDR5-60003.5 GHz5.0 GHz
EPYC 9655$ 10,592November 20249619296 MiB256 MiB400 WDDR5-60002.7 GHz4.1 GHz
EPYC 9745$ 11,494November 2024128256128 MiB256 MiB400 WDDR5-60002.4 GHz3.8 GHz
EPYC 9755$ 12,984November 2024128256128 MiB256 MiB400 WDDR5-60002.7 GHz4.1 GHz
EPYC 9565$ 12,593November 20249619296 MiB384 MiB400 WDDR5-60002.8 GHz4.0 GHz
EPYC 9665$ 13,630November 20249619296 MiB384 MiB400 WDDR5-60003.0 GHz4.2 GHz
EPYC 9755F$ 13,999November 2024128256128 MiB256 MiB500 WDDR5-60003.1 GHz4.4 GHz
EPYC 9825$ 13,999November 2024144288144 MiB384 MiB400 WDDR5-60002.6 GHz3.9 GHz
EPYC 9845$ 14,399November 2024160320160 MiB384 MiB400 WDDR5-60002.4 GHz3.7 GHz
EPYC 9965$ 14,813November 2024192384192 MiB384 MiB500 WDDR5-60002.25 GHz3.7 GHz
 Frequency-optimized SKUs
EPYC 9175F$ 2,624November 2024163216 MiB512 MiB320 WDDR5-60004.2 GHz5.0 GHz
EPYC 9275F$ 3,224November 2024244824 MiB96 MiB300 WDDR5-60004.1 GHz4.8 GHz
EPYC 9375F$ 5,198November 2024326432 MiB256 MiB320 WDDR5-60004.0 GHz4.8 GHz
EPYC 9575F$ 10,166November 20246412864 MiB256 MiB400 WDDR5-60003.5 GHz5.0 GHz
EPYC 9755F$ 13,999November 2024128256128 MiB256 MiB500 WDDR5-60003.1 GHz4.4 GHz
Count: 0
32 :

Designers[edit]

  • David Suggs, chief architect

Bibliography[edit]

  1. ↑ Ryzen Processors: One Year Later

See also[edit]

AMD • Zen • Ryzen • EPYC
arrow up 1.svg
• Power
• Performance
arrow up 1.svg
• Power
• Performance
arrow up 1.svg
• Power
• Performance
arrow up 1.svg
• Power
• Performance

arrow up 1.svg
• Power
• Performance

.

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/microarchitectures/zen_5&oldid=103325"
Facts about "Zen 5 - Microarchitectures - AMD"
RDF feed
codenameZen 5 +
core count192 +, 160 +, 144 +, 128 +, 96 +, 64 +, 48 +, 32 +, 24 +, 20 +, 16 +, 12 +, 10 +, 8 + and 6 +
designerAMD +
first launched2024 +
full page nameamd/microarchitectures/zen 5 +
instance ofmicroarchitecture +
instruction set architectureAMD64 + and x86-64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameZen 5 +
process4 nm (0.004 μm, 4.0e-6 mm) + and 3 nm (0.003 μm, 3.0e-6 mm) +
processing element count384 +, 320 +, 288 +, 256 +, 192 +, 128 +, 96 +, 64 +, 48 +, 40 +, 32 +, 24 +, 20 +, 16 + and 12 +