• acorn/microarchitectures/arm3
  '''Memory:''' * <code>SWP</code> - Swap word memory-register, Atomic (uninterruptible)
  7 KB (1,035 words) - 06:24, 21 November 2023
• arm holdings/microarchitectures/arm6
  |stages max=1w * 32-bit address space (from {{arm|26-bit}})
  11 KB (1,679 words) - 21:00, 15 May 2024
• x86/avx-512
  : Enables vectorization of loops with possible address conflict. ...g at the least significant byte of the register, and vectors are stored in memory LSB to MSB regardless of vector size and element type. Some instructions gr
  83 KB (13,667 words) - 15:45, 16 March 2023
• intel/microarchitectures/skylake (server)
  |stages max=19 **** Limits motherboard trace design to 7 inches max from (down from 8) from the CPU to chipset
  52 KB (7,651 words) - 00:59, 6 July 2022
• microsoft/scorpio engine
  |max cpus=1 |max memory=24 GiB
  15 KB (2,390 words) - 02:54, 17 May 2023
• intel/microarchitectures/cascade lake
  |stages max=19 * "''L''" suffix indicates the SKU is a large memory (4.5 TiB) tier SKU
  32 KB (4,535 words) - 05:44, 9 October 2022
• nvidia/tegra/xavier
  |max cpus=4 ...vative of their {{nvidia|Volta|l=arch}} GPU with a set of finer changes to address the machine learning market, particularly improving inference performance o
  8 KB (1,263 words) - 03:08, 9 December 2019
• cavium/microarchitectures/vulcan
  |stages max=15 ** Memory Subsystem
  17 KB (2,449 words) - 22:11, 4 October 2019
• amd/microarchitectures/zen 4
  ...es attached with full-duplex serial point-to-point links. The IOD contains memory controllers, I/O controllers, microcontrollers for security purposes and po ...four integer/address and two floating point instruction schedulers, 3-way address generation, 5-way integer execution. 4-way 256-bit wide floating point exec
  13 KB (1,821 words) - 19:28, 13 November 2023
• amd/packages/socket tr4
  ...r RDIMMs, while TR4 and sTRX4 processors support only UDIMMs on up to four memory channels. TR4 and sTRX4 omit four of eight PCIe interfaces present on Socke It supports four channels of 72-bit [[DDR4]] memory with up to two DIMMs per channel, four 16-lane PCIe Gen 3 I/O interfaces, e
  86 KB (17,313 words) - 02:48, 13 March 2023
• amd/packages/socket sp3
  ...high performance server processors. It supports eight channels of [[DDR4]] memory and eight 16-lane PCIe I/O links. Socket SP3 succeeded {{\\|Socket G34}} an ...signated for Ryzen Threadripper workstation processors which support eight memory channels and both UDIMM and RDIMM types.
  110 KB (21,122 words) - 02:46, 13 March 2023
• nec/microarchitectures/sx-aurora
  * Memory *** 4.7x memory bandwidth (1.2 TB/s, up from 256 GB/s)
  16 KB (2,497 words) - 13:30, 15 May 2020
• intel/microarchitectures/sunny cove
  |stages max=19 ** 2x store address AGU (up from 1)
  34 KB (5,187 words) - 06:27, 17 February 2023
• tesla (car company)/fsd chip
  |max memory=8 GiB ...us other hardware accelerators. The FSD supports up to 128-bit LPDDR4-4266 memory.
  13 KB (1,952 words) - 20:34, 16 September 2023
• centaur/microarchitectures/cha
  |stages max=22 === Memory Hierarchy ===
  24 KB (3,792 words) - 04:37, 30 September 2022
• arm holdings/microarchitectures/cortex-m55
  |stages max=5 === Memory Hierarchy ===
  12 KB (1,806 words) - 10:51, 12 January 2021
• amd/packages/ft1
  * 32-bit, 33&nbsp;MHz PCI, max. four slots (A55E only) |M_ADD[15:0]||O-IO-S||DRAM Column/Row Address
  14 KB (2,611 words) - 00:31, 4 April 2022
• amd/packages/fp6
  .../72-bit channels of [[DDR4]] memory or four 32-bit channels of [[LPDDR4x]] memory, two PCIe Gen 3 I/O interfaces with 20 lanes total, four digital display in ...FP6 packages carry a monolithic die which integrates eight CPU cores, two memory controllers, a graphics processor, and a controller hub. "Renoir" and "Ceza
  20 KB (3,273 words) - 17:47, 10 May 2023
• alchemy/alchemy
  | clock max = 1000 MHz ...re linked by an internal System Bus (SBUS) which carries a 36-bit physical address, 32-bit data, and a byte mask, running at a configurable ratio of 1/2, 1/3,
  31 KB (4,972 words) - 03:09, 20 March 2022
• amd/packages/socket sp5
  It supports 12 channels of [[DDR5]] memory with two 40-bit subchannels (32 bit data + 8 bit ECC) and up to 2 DIMMs per Socket SP5 has 12 [[DDR5]] memory channels A-L and supports up to 2 DIMMs per channel. Each channel has two i
  105 KB (21,123 words) - 02:59, 13 March 2023

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)