Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "64-bit architecture"
(→x86: slight styling) |
(→Other) |
||
| (3 intermediate revisions by 3 users not shown) | |||
| Line 40: | Line 40: | ||
* {{ibm|POWER9}} | * {{ibm|POWER9}} | ||
}} | }} | ||
| + | </div> | ||
| + | |||
| + | === [[SPARC]] === | ||
| + | <div style="margin: 30px;"> | ||
| + | '''Fujitsu''' | ||
| + | * {{fujitsu|SPARC64}} | ||
| + | '''Oracle''' | ||
| + | * {{oracle|SPARC}} | ||
| + | '''Sun Microsystems''' | ||
| + | * {{sun|UltraSPARC}} | ||
</div> | </div> | ||
| Line 59: | Line 69: | ||
'''Intel''' | '''Intel''' | ||
{{#ask: [[Category:all microarchitectures]] [[designer::Intel]] [[instruction set architecture::x86-64]] | {{#ask: [[Category:all microarchitectures]] [[designer::Intel]] [[instruction set architecture::x86-64]] | ||
| + | | ?full page name | ||
| + | | ?name | ||
| + | | sort= first launched | ||
| + | | format=list | ||
| + | | format=template | ||
| + | | template=list item | ||
| + | | mainlabel=- | ||
| + | | userparam=1 | ||
| + | }} | ||
| + | }} | ||
| + | |||
| + | === [[IA-64]] === | ||
| + | {{collist | ||
| + | | style = padding-left: 20px | ||
| + | | count = 3 | ||
| + | | | ||
| + | '''Intel''' | ||
| + | {{#ask: [[Category:all microarchitectures]] [[designer::Intel]] [[instruction set architecture::IA-64]] | ||
| ?full page name | | ?full page name | ||
| ?name | | ?name | ||
| Line 72: | Line 100: | ||
=== Other === | === Other === | ||
<div style="margin: 30px;"> | <div style="margin: 30px;"> | ||
| − | + | '''NEC SX''' | |
| + | * [[nec/microarchitectures/sx-aurora|SX-Aurora]] | ||
</div> | </div> | ||
| + | |||
=== Research/University === | === Research/University === | ||
<div style="margin: 30px;"> | <div style="margin: 30px;"> | ||
Latest revision as of 01:48, 17 March 2019
The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.
Contents
64-bit microprocessors[edit]
Alpha[edit]
DEC
ARM[edit]
MIPS[edit]
Cavium
POWER[edit]
SPARC[edit]
x86[edit]
AMD
Intel
- NetBurst
- Core
- Penryn
- Bonnell
- Nehalem
- Westmere
- Sandy Bridge (client)
- Saltwell
- Ivy Bridge
- Silvermont
- Haswell
- Broadwell
- Airmont
- Skylake (client)
- Kaby Lake
- Goldmont
- Skylake (server)
- Coffee Lake
- Goldmont Plus
- Knights Mill
- Palm Cove
- Amber Lake
- Whiskey Lake
- Cannon Lake
- Lakefield
- Tremont
- Cascade Lake
- Snow Ridge
- Sunny Cove
- Ice Lake (client)
- Willow Cove
- Cooper Lake
- Tiger Lake
- Gracemont
- Alder Lake
- Rocket Lake
- Ice Lake (server)
- Golden Cove
- Ocean Cove
- Raptor Lake
- Emerald Rapids
- Sapphire Rapids
- Meteor Lake
- Granite Rapids
- Sierra Forest
- Diamond Rapids
IA-64[edit]
Other[edit]
NEC SX
Research/University[edit]
- Princeton
This list is incomplete; you can help by expanding it.
64-bit microcontrollers[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
 |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |