From WikiChip
Search results

Page title matches

  • |designer=ARM Holdings ...arch}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesiza
    1 KB (159 words) - 14:25, 31 December 2018
  • |designer=ARM Holdings ...arch}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesiza
    839 bytes (98 words) - 00:00, 23 September 2019
  • |designer=ARM Holdings ...-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesiza
    787 bytes (98 words) - 18:48, 7 April 2020
  • 56 bytes (5 words) - 16:09, 29 December 2018
  • {{armh title|Cortex}}[[File:arm cortex logo.svg|thumb|right|class=wikichip_ogimage|Logo]] ...various edge market such as embedded and mobile. The Cortex family succeed Arm's {{\\|classic}} cores with more specialized cores with highly targeted req
    3 KB (404 words) - 01:01, 5 September 2022
  • 56 bytes (5 words) - 03:20, 1 January 2019
  • 56 bytes (5 words) - 03:22, 1 January 2019
  • 56 bytes (5 words) - 00:09, 17 June 2019
  • |designer=ARM Holdings ...-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesiza
    1 KB (179 words) - 03:34, 4 December 2021
  • |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-a78
    728 bytes (80 words) - 13:49, 4 July 2022
  • |designer=ARM Holdings ...be implemented in their own chips. The Cortex-M55, which implements the {{arm|ARMv8.1-M}} ISA, is an ultra-low-power core which is often found in microco
    12 KB (1,806 words) - 10:51, 12 January 2021
  • |designer=ARM Holdings |successor link=arm holdings/microarchitectures/cortex-x2
    7 KB (995 words) - 14:21, 4 July 2022
  • |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-a710
    625 bytes (70 words) - 13:51, 4 July 2022
  • |designer=ARM Holdings ...to the {{armh|Cortex-A55|l=arch}}. The Cortex-A510, which implements the {{arm|ARMv9.0}} ISA, is typically found in smartphone and other embedded devices.
    15 KB (2,282 words) - 11:20, 10 January 2023
  • |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-x1
    588 bytes (63 words) - 14:27, 4 July 2022
  • |designer=ARM Holdings |predecessor link=arm holdings/microarchitectures/cortex-x2
    590 bytes (63 words) - 14:29, 4 July 2022

Page text matches

  • | developer 2 = ARM Holdings | arch = ARM performance processors
    10 KB (1,247 words) - 00:25, 8 November 2023
  • |designer 2=ARM Holdings |isa family=ARM
    4 KB (533 words) - 21:28, 27 March 2018
  • | designer 2 = ARM Holdings | isa family = ARM
    4 KB (386 words) - 04:42, 7 April 2022
  • | designer 2 = ARM Holdings | isa family = ARM
    3 KB (309 words) - 15:24, 5 September 2018
  • | designer = ARM Holdings | isa family = ARM
    4 KB (473 words) - 09:26, 3 December 2019
  • |designer=ARM Holdings ...to the {{armh|Cortex-A53|l=arch}}. The Cortex-A55, which implemented the {{arm|ARMv8.2}} ISA, is typically found in entry-level smartphone and other embed
    4 KB (603 words) - 04:23, 27 April 2023
  • |designer=ARM Holdings ...be implemented in their own chips. The Cortex-A75, which implemented the {{arm|ARMv8.2}} ISA, is the a performant core which is often combined with a numb
    2 KB (278 words) - 03:26, 6 May 2024
  • == [[ARM Holdings]]== * {{armh|Cortex-A72|l=arch}}
    6 KB (914 words) - 11:36, 4 June 2020
  • | developer 2 = ARM Holdings '''R-Car''' is a family of embedded high-end [[ARM]]/[[SuperH]] [[system-on-chips]] for the automotive industry.
    6 KB (708 words) - 14:35, 24 March 2019
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (467 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (415 words) - 16:32, 13 December 2017
  • {{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}}
    2 KB (299 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    2 KB (337 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    2 KB (248 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (420 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (409 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (409 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    2 KB (346 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (365 words) - 16:32, 13 December 2017
  • |designer 2=ARM Holdings |isa family=ARM
    3 KB (383 words) - 16:32, 13 December 2017

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)