• samsung/microarchitectures/m3
  The M3 was fabricated on Samsung's second generation [[10 nm process|10LPP (Low Power Plus) process]]. ***** New pipe for a second load unit added
  20 KB (3,149 words) - 10:44, 15 February 2020
• metallurgical-grade silicon
  Despite being the second most abundant element in the Earth's crust, silicon is rarely found as the ...con is roughly 98-99% pure silicon with aluminium and iron being the major source of impurities.
  2 KB (375 words) - 04:57, 5 March 2018
• movidius/myriad/ma1102
  ...ntical variant of the {{\\|MA1101}} but had added high-quality imaging and source effects, including support for the Dolby and DTS standards.
  3 KB (498 words) - 22:59, 12 March 2018
• nvidia/nvlink
  ...ed packets are sequenced and a positive acknowledgment is sent back to the source upon a good CRC. A missing acknowledgment following a timeout will initiate NVLink 2.0 was introduced with the second-generation {{nvidia|DGX-1}}, but the full topology change took place with t
  9 KB (1,518 words) - 04:38, 12 April 2024
• scan flip-flop
  ...lop is a [[D flip-flop]] that allows its input to come from an alternative source.
  792 bytes (130 words) - 15:47, 8 September 2021
• intel/core i7/i7-8086k
  | colspan="9" | (Source https://siliconlottery.com)
  7 KB (1,060 words) - 13:30, 11 January 2020
• amd/packages/socket tr4
  ...sTR4''' is a microprocessor socket designed by [[AMD]] for their first and second generation {{amd|Ryzen Threadripper}} high-end desktop processors. It was s ...by an internal state machine but can also be asserted by a second external source
  86 KB (17,313 words) - 02:48, 13 March 2023
• amd/packages/socket sp3
  ...t differ electrically: {{\\|Socket TR4}} a.k.a. Socket SP3r2 for first and second generation, and {{\\|Socket sTRX4}} for third generation {{amd|Ryzen Thread ...D-56683-1.04--> AMD used the same chips, possibly different revisions, for second and third generation EPYC server and embedded processors, and Ryzen Threadr
  110 KB (21,122 words) - 02:46, 13 March 2023
• nvidia/microarchitectures/nvdla
  ...heir own {{nvidia|Xavier|Xavier SoC}}, the architecture has been made open source. ...ernal RAM and SDRAM support. With a smaller convolutional buffer size, the second level of cache can be supported via the memory interface and a further off-
  5 KB (713 words) - 18:16, 1 September 2022
• x86/adx
  * ADCX uses the Carry flag as source and destination of overflow and leaves the other flags untouched * ADOX uses the Overflow flag as source and destination of overflow and leaves the other flags untouched
  1,003 bytes (152 words) - 12:28, 10 August 2021
• amd/cores/genoa
  Source: <ref name="AMD-58015-*">{{cite techdoc|title=AMD EPYC™ 9004 Series Archi
  14 KB (1,983 words) - 01:41, 2 April 2023
• x86/avx512 vnni
  ...the first source operand by the corresponding bytes (8-bit) of the second source operand, producing intermediate word (16-bit) results which are summed and ...the first source operand by the corresponding word (16-bit) of the second source operand, producing intermediate word results which are summed and accumulat
  6 KB (1,048 words) - 16:52, 15 March 2023
• intel/microarchitectures/sunny cove
  ...eived, the first 4 instructions will be processed in the first cycle and a second cycle will be required for the last instruction. This will produce an avera ...and <code>{{x86|XORPS}}</code> as zeroing idioms when the [[source operand|source]] and [[destination operand|destination]] operands are the same. Those opti
  34 KB (5,187 words) - 06:27, 17 February 2023
• yield
  Yield loss refers to the source that affects the final yield. Those usually fall into two categories:
  2 KB (352 words) - 13:53, 4 July 2019
• mirc/identifiers/$rands
  ...mFunction036() API. Syntax is exactly the same as for $rand except for the source being different. See {{mIRC|$rand}} for examples, as this identifier differs only in the source of the random values.
  1 KB (193 words) - 09:10, 26 July 2020
• tsmc/lipincon
  ...d '''PHYM''' for a memory, transceiver, or similar kind of dies. The clock source in the PHYM relies on one system clock propagated from PHYC. There is no [[
  1 KB (206 words) - 13:36, 22 June 2019
• asml/nxe
  ...a field size of 26 x 33 mm² and a flare of less than 8%. They had a power source of 10 Watts and were capable of up to 10 WPH (at 10 mJ/cm²) of throughput. ...rototyping. Those were capable of 13 nm lines and spaces. They had a power source of 40 W which was later upgradable to 80 W, allowing for a throughput of up
  4 KB (543 words) - 16:44, 22 January 2020
• upgraded metallurgical-grade silicon
  ...n (CGS) is 99%-99.99% pure silicon with aluminium and iron being the major source of impurities. The main application of CGS is in chemical industry to produ
  1 KB (153 words) - 09:56, 19 May 2021
• umich/microarchitectures/vanilla-5
  == Source core == The Vanilla-5 core is open source and can be found on https://bitbucket.org/taylor-bsg/bsg_manycore/src/maste
  3 KB (393 words) - 18:35, 20 January 2020
• umich/microarchitectures/celerity
  ...pable of running an operating system and managing the rest of the SoC. The second tier, the massively parallel tier, integrates a [[massively parallel proces
  2 KB (261 words) - 01:14, 21 January 2020

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)