Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "64-bit architecture"
(added link to NEC SX Aurora) |
|||
| Line 100: | Line 100: | ||
=== Other === | === Other === | ||
<div style="margin: 30px;"> | <div style="margin: 30px;"> | ||
| − | + | '''NEC''' | |
| + | * [[nec/microarchitectures/sx-aurora|SX-Aurora]] | ||
</div> | </div> | ||
| + | |||
=== Research/University === | === Research/University === | ||
<div style="margin: 30px;"> | <div style="margin: 30px;"> | ||
Revision as of 01:47, 17 March 2019
The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.
Contents
64-bit microprocessors
Alpha
DEC
ARM
MIPS
Cavium
POWER
SPARC
x86
AMD
Intel
- NetBurst
- Core
- Penryn
- Bonnell
- Nehalem
- Westmere
- Sandy Bridge (client)
- Saltwell
- Ivy Bridge
- Silvermont
- Haswell
- Broadwell
- Airmont
- Skylake (client)
- Kaby Lake
- Goldmont
- Skylake (server)
- Coffee Lake
- Goldmont Plus
- Knights Mill
- Palm Cove
- Amber Lake
- Whiskey Lake
- Cannon Lake
- Lakefield
- Tremont
- Cascade Lake
- Snow Ridge
- Sunny Cove
- Ice Lake (client)
- Willow Cove
- Cooper Lake
- Tiger Lake
- Gracemont
- Alder Lake
- Rocket Lake
- Ice Lake (server)
- Golden Cove
- Ocean Cove
- Raptor Lake
- Sapphire Rapids
- Meteor Lake
- Emerald Rapids
- Sierra Forest
- Granite Rapids
- Diamond Rapids
IA-64
Other
NEC
Research/University
- Princeton
This list is incomplete; you can help by expanding it.
64-bit microcontrollers
 |
This section is empty; you can help add the missing info by editing this page. |
 |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |