From WikiChip
Difference between revisions of "64-bit architecture"

m
(fixed)
 
(29 intermediate revisions by 8 users not shown)
Line 3: Line 3:
  
 
== 64-bit microprocessors ==
 
== 64-bit microprocessors ==
−
{{empty section}}
+
{| border="0" cellpadding="5" width="75%"
 +
|-
 +
|width="25%" valign="top" align="left"|
 +
=== [[Alpha]] ===
 +
<div style="margin: 30px;">
 +
'''[[DEC]]'''
 +
* {{decc|Alpha}}
 +
</div>
 +
=== [[ARM]] ===
 +
<div style="margin: 30px;">
 +
'''[[MediaTek]]'''
 +
* {{mediatek|Helio}}
 +
'''[[Phytium]]'''
 +
* {{phytium|FT-1500A}}
 +
</div>
 +
|width="25%" valign="top" align="left"|
 +
=== [[MIPS]] ===
 +
<div style="margin: 30px;">
 +
'''[[Cavium]]'''
 +
{{collist
 +
| count = 1
 +
| width = 750px
 +
|
 +
* {{cavium|OCTEON}}
 +
* {{cavium|OCTEON Plus}}
 +
}}
 +
</div>
 +
=== [[POWER]] ===
 +
<div style="margin: 30px;">
 +
'''[[IBM]]'''
 +
{{collist
 +
| count=1
 +
| width=750px
 +
|
 +
* {{ibm|POWER8}}
 +
* {{ibm|POWER9}}
 +
}}
 +
</div>
 +
|width="25%" valign="top" align="left"|
 +
=== [[SPARC]] ===
 +
<div style="margin: 30px;">
 +
'''[[Fujitsu]]'''
 +
* {{fujitsu|SPARC64}}
 +
'''[[Oracle]]'''
 +
* {{oracle|SPARC}}
 +
'''[[Sun Microsystems]]'''
 +
* {{sun|UltraSPARC}}
 +
</div>
 +
|}
 +
 
 +
=== [[x86]] ===
 +
{{collist
 +
| style = padding-left: 20px
 +
| count = 3
 +
|
 +
'''[[AMD]]'''
 +
{{#ask: [[Category:all microarchitectures]] [[designer::AMD]] [[instruction set architecture::x86-64]]
 +
| ?full page name
 +
| ?name
 +
| sort= first launched
 +
| format=template
 +
| template=list item
 +
| mainlabel=-
 +
| userparam=1
 +
}}
 +
'''[[Intel]]'''
 +
{{#ask: [[Category:all microarchitectures]] [[designer::Intel]] [[instruction set architecture::x86-64]]
 +
| ?full page name
 +
| ?name
 +
| sort= first launched
 +
| format=list
 +
| format=template
 +
| template=list item
 +
| mainlabel=-
 +
| userparam=1
 +
}}
 +
}}
 +
{{clear}}
 +
=== [[IA-64]] ===
 +
{{collist
 +
| style = padding-left: 20px
 +
| count = 3
 +
|
 +
'''[[Intel]]'''
 +
{{#ask: [[Category:all microarchitectures]] [[designer::Intel]] [[instruction set architecture::IA-64]]
 +
| ?full page name
 +
| ?name
 +
| sort= first launched
 +
| format=list
 +
| format=template
 +
| template=list item
 +
| mainlabel=-
 +
| userparam=1
 +
}}
 +
}}
 +
 
 +
=== Other ===
 +
<div style="margin: 30px;">
 +
'''[[NEC]] SX'''
 +
* [[nec/microarchitectures/sx-aurora|SX-Aurora]]
 +
</div>
 +
 
 +
=== Research/University ===
 +
<div style="margin: 30px;">
 +
* Princeton
 +
** {{princeton|Piton}}
 +
</div>
 +
{{expand list}}
  
 
== 64-bit microcontrollers ==
 
== 64-bit microcontrollers ==

Latest revision as of 11:00, 29 April 2025

Architecture word sizes
v · d · e

The 64-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 64 bits or 8 octets. These architectures typically have a matching register file with registers width of 64 bits.

64-bit microprocessors[edit]

Alpha[edit]

ARM[edit]

MIPS[edit]

POWER[edit]

SPARC[edit]

x86[edit]

AMD

Intel

IA-64[edit]

Intel

Other[edit]

Research/University[edit]

This list is incomplete; you can help by expanding it.

64-bit microcontrollers[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=64-bit_architecture&oldid=103341"