From WikiChip
Difference between revisions of "renesas/r-car"
(word spelling corrected) |
(Money money money!) |
||
Line 32: | Line 32: | ||
}} | }} | ||
'''R-Car''' is a family of embedded high-end [[ARM]]/[[SuperH]] [[system-on-chips]] for the automotive industry. | '''R-Car''' is a family of embedded high-end [[ARM]]/[[SuperH]] [[system-on-chips]] for the automotive industry. | ||
− | + | <WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /> | |
== Overview == | == Overview == | ||
Introduced in 2011, R-Car is a family of high-end [[ARM]]/[[SuperH]] SoCs for the automotive industry for various applications such as infotainment systems, human-machine interfacing, and [[advanced driver-assistance systems]] (ADAS). | Introduced in 2011, R-Car is a family of high-end [[ARM]]/[[SuperH]] SoCs for the automotive industry for various applications such as infotainment systems, human-machine interfacing, and [[advanced driver-assistance systems]] (ADAS). |
Revision as of 13:32, 24 March 2019
Renesas R-Car | |
R-Car Logo | |
Developer | Renesas, ARM Holdings |
Manufacturer | TSMC |
Type | System on Chips |
Introduction | 2011 (announced) 2012 (launch) |
µarch | Cortex-A9, Cortex-A53, Cortex-A57 |
Word size | 32 bit 4 octets , 64 bit8 nibbles 8 octets
16 nibbles |
Process | 40 nm 0.04 μm , 28 nm4.0e-5 mm 0.028 μm , 16 nm2.8e-5 mm 0.016 μm
1.6e-5 mm |
Technology | CMOS |
R-Car is a family of embedded high-end ARM/SuperH system-on-chips for the automotive industry.
Overview
Introduced in 2011, R-Car is a family of high-end ARM/SuperH SoCs for the automotive industry for various applications such as infotainment systems, human-machine interfacing, and advanced driver-assistance systems (ADAS).
R-Car is organized into three classes:
- R-Car E - Entry-level/Emerging economics
- R-Car M - Mid-range SoC
- R-Car H - High-end/Premium class SoCs
Members
First Generation
Renesas' first generation SoCs, navigation platforms, were manufactured on TSMC's 40 nm process.
List of 1st Generation R-Car SoCs | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Processor | GPU | ||||||||||||||||||
Model | Price | Process | Launched | Cores | Cores | Frequency | Max Mem | Name | Frequency | ||||||||||
E1 | $ 30.00 € 27.00 £ 24.30 ¥ 3,099.90 | 40 nm 0.04 μm 4.0e-5 mm | June 2012 | Cortex-A9 | 1 | 533 MHz 0.533 GHz 533,000 kHz | 1 GiB 1,024 MiB 1,048,576 KiB 1,073,741,824 B 9.765625e-4 TiB | PowerVR SGX531 | 177 MHz 0.177 GHz 177,000 KHz | ||||||||||
H1 | 40 nm 0.04 μm 4.0e-5 mm | November 2011 | Cortex-A9, SH-4A | 5 | 800 MHz 0.8 GHz , 1,000 MHz800,000 kHz 1 GHz 1,000,000 kHz | 2 GiB 2,048 MiB 2,097,152 KiB 2,147,483,648 B 0.00195 TiB | PowerVR SGX543 | 250 MHz 0.25 GHz 250,000 KHz | |||||||||||
L1 | 40 nm 0.04 μm 4.0e-5 mm | Cortex-A9 | 1 | 400 MHz 0.4 GHz 400,000 kHz | 1 GiB 1,024 MiB 1,048,576 KiB 1,073,741,824 B 9.765625e-4 TiB | PowerVR SGX531 | |||||||||||||
M1A | $ 70.00 € 63.00 £ 56.70 ¥ 7,233.10 | 40 nm 0.04 μm 4.0e-5 mm | June 2012 | Cortex-A9, SH-4A | 2 | 800 MHz 0.8 GHz 800,000 kHz | 1 GiB 1,024 MiB 1,048,576 KiB 1,073,741,824 B 9.765625e-4 TiB | PowerVR SGX540 | 200 MHz 0.2 GHz 200,000 KHz | ||||||||||
M1S | $ 65.00 € 58.50 £ 52.65 ¥ 6,716.45 | 40 nm 0.04 μm 4.0e-5 mm | June 2012 | SH-4A | 1 | 800 MHz 0.8 GHz 800,000 kHz | 1 GiB 1,024 MiB 1,048,576 KiB 1,073,741,824 B 9.765625e-4 TiB | PowerVR SGX540 | 200 MHz 0.2 GHz 200,000 KHz | ||||||||||
Count: 5 |
Second Generation
Second generation SoCs, integrated cockpit platforms, were manufactured on TSMC's 28 nm process.
List of 2nd Generation R-Car SoCs | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Processor | GPU | ||||||||||||||||||
Model | Price | Process | Launched | Cores | Cores | Frequency | Max Mem | Name | Frequency | ||||||||||
E2 | 28 nm 0.028 μm 2.8e-5 mm | June 2016 | Cortex-A7, SH-4A | 3 | 1,000 MHz 1 GHz , 780 MHz1,000,000 kHz 0.78 GHz 780,000 kHz | 2 GiB 2,048 MiB 2,097,152 KiB 2,147,483,648 B 0.00195 TiB | PowerVR SGX540 | 260 MHz 0.26 GHz 260,000 KHz | |||||||||||
H2 | 28 nm 0.028 μm 2.8e-5 mm | June 2014 | Cortex A15, Cortex A7, SH-4A | 9 | 1,500 MHz 1.5 GHz , 1,000 MHz1,500,000 kHz 1 GHz , 780 MHz1,000,000 kHz 0.78 GHz 780,000 kHz | PowerVR G6400 | 550 MHz 0.55 GHz 550,000 KHz | ||||||||||||
M2 | 28 nm 0.028 μm 2.8e-5 mm | June 2015 | Cortex-A15, SH-4A | 3 | 1,500 MHz 1.5 GHz 1,500,000 kHz | PowerVR SGX544 | 520 MHz 0.52 GHz 520,000 KHz | ||||||||||||
V2H | 28 nm 0.028 μm 2.8e-5 mm | October 2016 | Cortex-A15 | 2 | 1,000 MHz 1 GHz 1,000,000 kHz | PowerVR SGX531 | |||||||||||||
Count: 4 |
Third Generation
Third generation SoCs, automotive computing platforms, are manufactured on TSMC's 16 nm process.
List of 3rd Generation R-Car SoCs | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Processor | GPU | ||||||||||||||||||
Model | Price | Process | Launched | Cores | Cores | Frequency | Max Mem | Name | Frequency | ||||||||||
H3 (SiP) | 16 nm 0.016 μm 1.6e-5 mm | March 2018 | Cortex-A53, Cortex-A57, Cortex-R7 | 9 | PowerVR GX6650 | ||||||||||||||
H3 | 16 nm 0.016 μm 1.6e-5 mm | March 2018 | Cortex-A53, Cortex-A57, Cortex-R7 | 9 | PowerVR GX6650 | ||||||||||||||
M3 (SiP) | 16 nm 0.016 μm 1.6e-5 mm | October 2016 | Cortex-A53, Cortex-A57, Cortex-R7 | 7 | PowerVR GX6250 | ||||||||||||||
M3 | 16 nm 0.016 μm 1.6e-5 mm | October 2016 | Cortex-A53, Cortex-A57, Cortex-R7 | 7 | PowerVR GX6250 | ||||||||||||||
Count: 4 |
Facts about "R-Car - Renesas"
designer | Renesas + and ARM Holdings + |
first announced | 2011 + |
first launched | 2012 + |
full page name | renesas/r-car + |
instance of | system on a chip family + |
main designer | Renesas + |
manufacturer | TSMC + |
microarchitecture | Cortex-A9 +, Cortex-A53 + and Cortex-A57 + |
name | Renesas R-Car + |
process | 40 nm (0.04 μm, 4.0e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) + |