From WikiChip
File list
This special page shows all uploaded files.
First page |
Previous page |
Next page |
Last page |
Date | Name | Thumbnail | Size | User | Description | Versions |
---|---|---|---|---|---|---|
00:25, 15 July 2017 | skylake sp 8-way 3 upi.svg (file) | ![]() |
436 KB | At32Hz | corrected mems more accurately | 3 |
00:25, 15 July 2017 | skylake sp 4-way 2 upi.svg (file) | ![]() |
436 KB | At32Hz | corrected mems more accurately | 2 |
00:25, 15 July 2017 | skylake sp 2-way 3 upi.svg (file) | ![]() |
436 KB | At32Hz | corrected mems more accurately | 2 |
00:25, 15 July 2017 | skylake sp 2-way 2 upi.svg (file) | ![]() |
436 KB | At32Hz | corrected mems more accurately | 2 |
06:40, 14 July 2017 | skylake-sp (hfi).png (file) | ![]() |
1.41 MB | At32Hz | Front view of the Intel {{intel|Skylake SP|l=core}} core based chip with integrated Host Fabric Interface (HFI). Image by Intel. | 1 |
03:00, 14 July 2017 | skylake sp xcc die config.png (file) | ![]() |
385 KB | At32Hz | Die configuration of the {{intel|Skylake|l=arch}} SP XCC die. Image by Intel. | 1 |
21:48, 13 July 2017 | avx-512 flops.png (file) | ![]() |
654 KB | David | Intel {{x86|AVX-512}} FLOPS | 1 |
19:58, 13 July 2017 | mixed avx-normal workloads with avx512.png (file) | ![]() |
191 KB | At32Hz | Intel's {{intel|Frequency Behavior}} from a slide by Intel | 1 |
07:28, 13 July 2017 | intel xeon skylake sp.jpg (file) | ![]() |
2.26 MB | At32Hz | Intel {{intel|Skylake SP|l=core}} based processors. Image by Intel. | 1 |
07:18, 13 July 2017 | skylake scheduler server.svg (file) | ![]() |
55 KB | At32Hz | Intel {{intel|Skylake|l=arch}} server scheduler | 1 |
07:02, 13 July 2017 | skylake server cache bandwidth.svg (file) | ![]() |
10 KB | At32Hz | Intel {{intel|Skylake|l=arch}} server configuration cache bandwidth | 1 |
04:39, 13 July 2017 | xeon scalable family decode.png (file) | ![]() |
392 KB | David | {{intel|Skylake SP|l=core}} family decode from previous brands. | 1 |
15:41, 12 July 2017 | xeon platinum (2017).png (file) | ![]() |
982 KB | ChipIt | New high resolution, transparent pngs from Intel | 3 |
15:41, 12 July 2017 | xeon gold (2017).png (file) | ![]() |
962 KB | ChipIt | New high resolution, transparent pngs from Intel | 3 |
15:41, 12 July 2017 | xeon silver (2017).png (file) | ![]() |
968 KB | ChipIt | New high resolution, transparent pngs from Intel | 3 |
15:40, 12 July 2017 | xeon bronze (2017).png (file) | ![]() |
980 KB | ChipIt | New high resolution, transparent pngs from Intel | 3 |
16:54, 11 July 2017 | skylake sp (basic).png (file) | ![]() |
1.21 MB | David | 2 | |
22:17, 10 July 2017 | intel 4004 chip.jpg (file) | ![]() |
39 KB | David | Intel {{intel|4004}}. Image by Intel. | 1 |
19:34, 10 July 2017 | arm250 block diagram.svg (file) | ![]() |
39 KB | At32Hz | was incomplete | 2 |
17:27, 10 July 2017 | arm250 ds.pdf (file) | ![]() |
8.04 MB | At32Hz | {{armh|ARM250|l=arch}} Data Sheet | 1 |
05:48, 10 July 2017 | arm3 cache.svg (file) | ![]() |
42 KB | At32Hz | =={{int:filedesc}}== {{Information |description=My own drawing of Acorn's {{acorn|ARM3|l=arch}} cache |date=2017 |source=Own Work. |author=At32Hz |permission={{wikichip-license}} |other_versions= |other_fields= }} | 1 |
01:11, 10 July 2017 | Intel Advanced Vector Extensions 2015-2016 Support in GNU Compiler Collection.pdf (file) | ![]() |
1.46 MB | David | * Intel® {{x86|AVX-512|Advanced Vector Extensions}} 2015/2016 * Support in GNU Compiler Collection * GNU Tools Cauldron 2014 * Presented by Kirill Yukhin of Intel, July 2014 | 1 |
13:14, 7 July 2017 | skylake u (front; iris) angled.png (file) | ![]() |
20.12 MB | ChipIt | Front of {{intel|Skylake U|l=core}} package by Intel Press. Copyright of Intel. This chip is a Skylake U with Iris Plus GPU and an OPC. | 1 |
13:12, 7 July 2017 | skylake u (back; iris).png (file) | ![]() |
31.11 MB | ChipIt | Back of {{intel|Skylake U|l=core}} package by Intel Press. Copyright of Intel. This chip is a Skylake U with Iris Plus GPU and an OPC. | 1 |
13:12, 7 July 2017 | skylake u (back; standard).png (file) | ![]() |
9.82 MB | ChipIt | Back of {{intel|Skylake U|l=core}} package by Intel Press. Copyright of Intel. This chip is a Skylake U non-Iris (without OPC) | 1 |
21:58, 4 July 2017 | benchmarks.svg (file) | ![]() |
3 KB | ChipIt | Own Benchmark drawing. | 1 |
00:53, 4 July 2017 | skylake u (front; iris).png (file) | ![]() |
714 KB | ChipIt | Front of {{intel|Kaby Lake U|l=core}} package by Intel Press. Copyright of Intel. This chip is a Kaby Lake U with Iris Plus GPU and an OPC. | 1 |
00:40, 4 July 2017 | kaby lake u (front; iris).png (file) | ![]() |
714 KB | David | Front of {{intel|Kaby Lake U|l=core}} package by Intel Press. Copyright of Intel. This chip is a Kaby Lake U with Iris Plus GPU and an OPC. | 1 |
17:08, 2 July 2017 | core i9x logo.png (file) | ![]() |
540 KB | Inject | Intel {{intel|Core i9}}X logo, Introduced May 30, 2017 | 1 |
18:25, 1 July 2017 | vlsi arm810-710.pdf (file) | Error creating thumbnail: convert: no decode delegate for this image format `' @ error/constitute.c/ReadImage/501. convert: no images defined `/tmp/transform_af9d1791629f.jpg' @ error/convert.c/ConvertImageCommand/3241. |
507 KB | At32Hz | VLSI {{vti|VY86C810}} & {{vti|VY86C710A2}} | 1 |
14:48, 1 July 2017 | vlsi arm710-610.pdf (file) | ![]() |
493 KB | At32Hz | VLSI Technology {{vti|VY86C710}} / {{vti|VY86C610C}} | 1 |
13:39, 1 July 2017 | vy86c610.pdf (file) | ![]() |
5.43 MB | At32Hz | VLSI Technology {{vti|VY86C610}} | 1 |
12:37, 1 July 2017 | vy86c060 ds.pdf (file) | ![]() |
4.93 MB | At32Hz | VLSI Technology {{vti|VY86C060}} | 1 |
12:08, 1 July 2017 | vy86c06020-40 ds.pdf (file) | ![]() |
953 KB | At32Hz | VLSI Technology {{vti|VY86C06020FC-2}}, {{vti|VY86C060A}}, {{vti|VY86C06040}} | 1 |
22:20, 30 June 2017 | VL86C020 DS.pdf (file) | ![]() |
4.13 MB | At32Hz | {{vti|VL86C020}} Datasheet, 1990 | 1 |
22:13, 30 June 2017 | VL86C010 DS.pdf (file) | ![]() |
4.81 MB | At32Hz | {{vti|VL86C010}} datasheet, 1990 | 1 |
21:04, 30 June 2017 | vc2588.png (file) | ![]() |
524 KB | At32Hz | Picture of the first ARM chip (the {{vti|VC2588}}). Image is a cropped version of a single frame taken from https://www.youtube.com/watch?v=re5xAqgKqc0 by Charbax. | 1 |
01:36, 30 June 2017 | vlsi technology logo.svg (file) | ![]() |
5 KB | At32Hz | VLSI Technology logo | 1 |
17:45, 29 June 2017 | relative percentage of elements on 14nm chip.png (file) | ![]() |
170 KB | At32Hz | The relative share of each of the main elements on a 14nm chips (Apple's {{apple|A8}}/{{apple|A9}} vs Intel's {{intel|Broadwell|l=arch}}/{{intel|Skylake|l=arch}}). | 1 |
17:42, 29 June 2017 | intel 14nm relative density.png (file) | ![]() |
92 KB | At32Hz | Relative density of the various elements on a 14 nm process, by Intel. | 1 |
04:01, 29 June 2017 | arm3 die shot (annotated).png (file) | ![]() |
1.29 MB | ChipIt | WikiChip annotated version of the ARM3 die shot by Acorn Computers. Copyright Acorn Computers. * Original Version: File:arm3_die_shot.png | 1 |
04:00, 29 June 2017 | arm3 die shot.png (file) | ![]() |
1.42 MB | ChipIt | ARM3 die shot by Acorn Computers. Copyright Acorn Computers. * Annotated Version: arm3_die_shot_(annotated).png | 1 |
03:02, 29 June 2017 | acorn computers logo.svg (file) | ![]() |
128 KB | David | Acorn Computers logo | 1 |
15:48, 28 June 2017 | arm1 block diagram.svg (file) | ![]() |
69 KB | At32Hz | 3 | |
21:32, 27 June 2017 | two-phase clock.svg (file) | ![]() |
8 KB | David | My drawing of a two-phase clock diagram. | 1 |
20:09, 25 June 2017 | arrow up 1.svg (file) | ![]() |
1 KB | At32Hz | Arrow Up 1 | 1 |
20:09, 25 June 2017 | arrow left 1.svg (file) | ![]() |
1 KB | At32Hz | Arrow Left 1 | 1 |
20:09, 25 June 2017 | arrow right 1.svg (file) | ![]() |
1 KB | At32Hz | Arrow Right 1 | 1 |
20:09, 25 June 2017 | arrow down 1.svg (file) | ![]() |
1 KB | At32Hz | Arrow Down 1 | 1 |
18:07, 25 June 2017 | ARM hardware reference manual.pdf (file) | ![]() |
1.68 MB | At32Hz | * ARM hardware * Reference Manual * ARM Evaluation System * Acorn OEM Products * August 4, 1986 From the ''bitsavers.org'' collection | 1 |
First page |
Previous page |
Next page |
Last page |