From WikiChip
Difference between revisions of "intel/process"
< intel

(Timeline)
 
(41 intermediate revisions by 6 users not shown)
Line 1: Line 1:
{{intel title|Process Technology}}
+
{{intel title|Process Technology History}}
This article details details '''[[Intel]]'s [[Semiconductor Process Technology]]''' history. The table below shows the history of Intel's process scaling. Values were taken from various Intel documents including IDF presentations, ISSCC papers, and IEDM papers. Note that while a great deal of effort was put into ensuring the accuracy of the values; however some numbers vary to a small degree between Intel's own documents and therefore discrepancies may exist. [[SRAM]] bitcell areas refer to a high-density 6T bitcell with the exception of the very first few processes where smaller cell designs were used.
+
This article details '''[[Intel]]'s [[semiconductor process technology]]''' history for research and posterity.
 +
 
 +
== Overview ==
 +
The table below shows the history of Intel's process scaling. Values were taken from various Intel documents including IDF presentations, ISSCC papers, and IEDM papers. Note that while a great deal of effort was put into ensuring the accuracy of the values, some numbers vary to a small degree between Intel's own documents and therefore discrepancies may exist. [[SRAM]] bitcell areas refer to a high-density 6T bitcell with the exception of the very first few processes where smaller cell designs were used. Additionally, the metal layer count is for the client dies (example consumer mobile & desktop); server models utilize considerably more layers. Finally, from the [[45 nm]] node, Intel has switched to utilizing a [[high-κ]] material, therefore the oxide thickness shown refers to the [[equivalent oxide thickness]] instead.
 +
 
 +
== Nomenclature ==
 +
Intel has been using the same naming scheme for decades. All process technologies (including packaging technologies) begin with a 'P' followed by the [[wafer size]] and the process ID. Generally, the process ID is an auto-increment value with odd values generally reserved for SoC and I/O (low power) devices while the even values have been used for Intel premier line of high-performance processors.
 +
 
 +
[[File:intel process naming scheme.svg|400px]]
 +
 
  
 
== Timeline ==
 
== Timeline ==
[[File:intel 1micron yield.png|right|300px|thumb|[[1 µm]] vs [[500 nm]] yield]]
+
[[File:intel 1micron yield.png|right|250px|thumb|[[1 µm]] vs [[500 nm]] yield]]
[[File:intel tech ramps 1um to 65nm.png|right|300px|thumb|Ramps from [[1 µm]] to [[65 nm]]]]
+
[[File:intel historical 2yr process.png|250px|thumb|historical roadmap]]
[[File:intel sram tests 130nm to 45nm.png|right|300px|thumb|SRAM test chips from [[130 nm]] to [[45 nm]]]]
+
[[File:intel tech ramps 1um to 65nm.png|right|250px|thumb|Ramps from [[1 µm]] to [[65 nm]]]]
[[File:intel fab roadmap from 2003.png|300px|thumb|Intel's fab roadmap from 2003. Intel had to switch to FinFET after gate length scaling stalled due to subpar electrical characteristics.]]
+
[[File:intel roadmap past 180nm.png|right|250px|thumb|Roadmap past [[180 nm]]]]
[[File:intel sram density scaling.png|300px|thumb|[[65 nm]] to [[32 nm]] SRAM scaling]]
+
[[File:intel sram tests 130nm to 45nm.png|right|250px|thumb|SRAM test chips from [[130 nm]] to [[45 nm]]]]
[[File:intel 90nm 32nm yield.png|300px|thumb|[[90 nm]] to [[32 nm]]]]
+
[[File:intel fab roadmap from 2003.png|250px|thumb|Intel's fab roadmap from 2003. Intel had to switch to FinFET after gate length scaling stalled due to subpar electrical characteristics.]]
[[File:intel scaling from 45nm to 10nm.png|300px|thumb|Intel scaling from [[45 nm]] to [[10 nm]]]]
+
[[File:intel sram density scaling.png|250px|thumb|[[65 nm]] to [[32 nm]] SRAM scaling]]
<div style="overflow-x: scroll; white-space: nowrap;">
+
[[File:intel 90nm 32nm yield.png|250px|thumb|[[90 nm]] to [[32 nm]]]]
 +
[[File:intel scaling from 45nm to 10nm.png|250px|thumb|Intel scaling from [[45 nm]] to [[10 nm]]]]
 +
[[File:intel scaling roadmap to 5nm.png|250px|thumb|Intel roadmap from [[10 nm]] to [[5 nm]] and an advance packaging roadmap.]]
 +
<div style="overflow-x: scroll; white-space: nowrap; min-width: 300px" class="scrollable">
 
<table class="wikitable" style="text-align: center;">
 
<table class="wikitable" style="text-align: center;">
<tr><th>Year</th><th>Process</th><th>Node</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr>
+
<tr><th>Year</th><th>Process</th><th>[[technology node|Node]]</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr>
 +
{{intel proc tech |year=1972 |name=PMOS I |mlayers=1 |node=10 µm
 +
  |archs=4004
 +
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 +
  |a2=L<sub>g</sub>  |d2=10.0 µm
 +
}}
 +
{{intel proc tech |year=1974 |name=HMOS I |mlayers=1 |node=8 µm
 +
  |archs=
 +
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 +
  |a2=L<sub>g</sub>  |d2=8.0 µm
 +
}}
 +
{{intel proc tech |year=1976 |name=HMOS II/III |mlayers=1 |node=6 µm
 +
  |archs=8080
 +
  |a1=Gate Dielectric |d1=SiO<sub>2</sub>
 +
  |a2=L<sub>g</sub>  |d2=6.0 µm
 +
}}
 
{{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm
 
{{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm
 
   |archs=8085, 8086, 8088, 80186
 
   |archs=8085, 8086, 8088, 80186
   |a1=T<sub>ox</sub> |d1=70 nm    |a12=Gate Dielectric |d12=
+
   |a1=T<sub>ox</sub> |d1=70 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22= 1120 µm²
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22= 1120 µm²
 
   |a3=L<sub>g</sub>  |d3=3.0 µm
 
   |a3=L<sub>g</sub>  |d3=3.0 µm
Line 22: Line 49:
 
{{intel proc tech |year=1979 |name=CHMOS II |mlayers=1 |node=2 µm
 
{{intel proc tech |year=1979 |name=CHMOS II |mlayers=1 |node=2 µm
 
   |archs=
 
   |archs=
   |a1=T<sub>ox</sub> |d1=40 nm    |a12=Gate Dielectric |d12=
+
   |a1=T<sub>ox</sub> |d1=40 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=1740 µm²
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=1740 µm²
 
   |a3=L<sub>g</sub>  |d3=2.0 µm
 
   |a3=L<sub>g</sub>  |d3=2.0 µm
Line 29: Line 56:
 
{{intel proc tech |year=1982 |name=P646<br>(CHMOS III) |mlayers=1 |node=1.5 µm
 
{{intel proc tech |year=1982 |name=P646<br>(CHMOS III) |mlayers=1 |node=1.5 µm
 
   |archs=80286, 80386
 
   |archs=80286, 80386
   |a1=T<sub>ox</sub> |d1=25 nm    |a12=Gate Dielectric |d12=Si<sub>2</sub>N<sub>2</sub>O
+
   |a1=T<sub>ox</sub> |d1=25 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=951.7 µm²
 
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=951.7 µm²
 
   |a3=L<sub>g</sub>  |d3=1.5 µm
 
   |a3=L<sub>g</sub>  |d3=1.5 µm
Line 36: Line 63:
 
{{intel proc tech |year=1987 |name=P648 |mlayers=2 |node=1.0 µm
 
{{intel proc tech |year=1987 |name=P648 |mlayers=2 |node=1.0 µm
 
   |archs=80486
 
   |archs=80486
   |a1=T<sub>ox</sub> |d1=     |a12=Gate Dielectric |d12=
+
   |a1=T<sub>ox</sub> |d1=         |a12=Gate Dielectric |d12=SiO<sub>2</sub>
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=
+
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=220 µm²
   |a3=L<sub>g</sub>  |d3=1,000 µm
+
   |a3=L<sub>g</sub>  |d3=1.0 µm
   |a4=CPP            |d4=   |a42=MMP            |d42=
+
   |a4=CPP            |d4=         |a42=MMP            |d42=
 
}}
 
}}
 
{{intel proc tech |year=1989 |name=P650 |mlayers=3 |node=0.8 µm
 
{{intel proc tech |year=1989 |name=P650 |mlayers=3 |node=0.8 µm
 
   |archs=80486
 
   |archs=80486
   |a1=T<sub>ox</sub> |d1=15 nm    |a12=Gate Dielectric |d12=
+
   |a1=T<sub>ox</sub> |d1=15 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
   |a2=V<sub>dd</sub> |d2=5 V      |a22=SRAM            |d22=111 µm²
+
   |a2=V<sub>dd</sub> |d2=4 V      |a22=SRAM            |d22=111 µm²
   |a3=L<sub>g</sub>  |d3=800 µm
+
   |a3=L<sub>g</sub>  |d3=800 nm
 
   |a4=CPP            |d4=1.7 µm    |a42=MMP            |d42=2 µm
 
   |a4=CPP            |d4=1.7 µm    |a42=MMP            |d42=2 µm
 
}}
 
}}
{{intel proc tech |year=1991 |name= |mlayers=4 |node=0.6 µm
+
{{intel proc tech |year=1991 |name=P652 |mlayers=4 |node=0.6 µm
 
   |archs=80486, P5
 
   |archs=80486, P5
   |a1=T<sub>ox</sub> |d1=8 nm      |a12=Gate Dielectric |d12=
+
   |a1=T<sub>ox</sub> |d1=8 nm      |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a2=V<sub>dd</sub> |d2=3.3 V    |a22=SRAM            |d22=
 
   |a2=V<sub>dd</sub> |d2=3.3 V    |a22=SRAM            |d22=
   |a3=L<sub>g</sub>  |d3=600 µm
+
   |a3=L<sub>g</sub>  |d3=600 nm
 
   |a4=CPP            |d4=          |a42=MMP            |d42=1.4 µm
 
   |a4=CPP            |d4=          |a42=MMP            |d42=1.4 µm
 
}}
 
}}
 
{{intel proc tech |year=1993 |name=P852 |mlayers=4 |node=0.5 µm
 
{{intel proc tech |year=1993 |name=P852 |mlayers=4 |node=0.5 µm
 
   |archs=P5
 
   |archs=P5
   |a1=L<sub>g</sub> |d1=500 nm
+
   |a1=T<sub>ox</sub> |d1=8 nm     |a12=Gate Dielectric |d12=SiO<sub>2</sub>
   |a2=T<sub>ox</sub> |d2=8.0 nm |a22=Gate Dielectric |d22=
+
   |a2=V<sub>dd</sub> |d2=3.3 V      |a22=SRAM            |d22=44 µm²
   |a3=V<sub>dd</sub> |d3=3.3 V
+
   |a3=L<sub>g</sub> |d3=500 nm
 +
  |a4=CPP            |d4=          |a42=MMP            |d42= 
 
}}
 
}}
 
{{intel proc tech |year=1995 |name=P854 |mlayers=4 |node=0.35 µm
 
{{intel proc tech |year=1995 |name=P854 |mlayers=4 |node=0.35 µm
Line 85: Line 113:
  
 
{{intel proc tech |year=1999 |name=P858 |mlayers=6 |node=0.18 µm
 
{{intel proc tech |year=1999 |name=P858 |mlayers=6 |node=0.18 µm
 +
  |xtor img=intel 180nm gate.png
 
   |archs=NetBurst
 
   |archs=NetBurst
 
   |a1=T<sub>ox</sub> |d1=2.0 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a1=T<sub>ox</sub> |d1=2.0 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
Line 100: Line 129:
 
   |a4=CPP            |d4=336 nm    |a42=MMP            |d42=345 nm
 
   |a4=CPP            |d4=336 nm    |a42=MMP            |d42=345 nm
 
}}
 
}}
{{intel proc tech |year=2003 |name=P1262 |mlayers=7 |node=90 nm
+
{{intel proc tech |year=2003 |name=P1262 (CPU)<br>P1263 (SoC, I/O) |mlayers=7 |node=90 nm
 
   |xtor img=intel 90nm gate.png
 
   |xtor img=intel 90nm gate.png
 
   |interconnects img=intel_90nm_gate_interconnect.png
 
   |interconnects img=intel_90nm_gate_interconnect.png
Line 109: Line 138:
 
   |a4=CPP            |d4=260 nm    |a42=MMP            |d42=220 nm
 
   |a4=CPP            |d4=260 nm    |a42=MMP            |d42=220 nm
 
}}
 
}}
{{intel proc tech |year=2005 |name=P1264 |mlayers=8 |node=65 nm
+
{{intel proc tech |year=2005 |name=P1264 (CPU)<br>P1265 (SoC, I/O) |mlayers=8 |node=65 nm
 
   |xtor img=intel 65nm gate.png
 
   |xtor img=intel 65nm gate.png
 
   |interconnects img=intel_65nm_gate_interconnect.png
 
   |interconnects img=intel_65nm_gate_interconnect.png
 
   |archs=Core, Modified Pentium M
 
   |archs=Core, Modified Pentium M
   |a1=T<sub>ox</sub> |d1=           |a12=Gate Dielectric |d12=SiO<sub>2</sub>
+
   |a1=T<sub>ox</sub> |d1=1.2 nm    |a12=Gate Dielectric |d12=SiO<sub>2</sub>
 
   |a2=V<sub>dd</sub> |d2=          |a22=SRAM            |d22=0.570 µm²
 
   |a2=V<sub>dd</sub> |d2=          |a22=SRAM            |d22=0.570 µm²
 
   |a3=L<sub>g</sub>  |d3=35 nm
 
   |a3=L<sub>g</sub>  |d3=35 nm
 
   |a4=CPP            |d4=220 nm    |a42=MMP            |d42=210 nm
 
   |a4=CPP            |d4=220 nm    |a42=MMP            |d42=210 nm
 
}}
 
}}
{{intel proc tech |year=2007 |name=P1266 |mlayers=9 |node=45 nm
+
{{intel proc tech |year=2007 |name=P1266 (CPU)<br>P1267 (SoC, I/O) |mlayers=9 |node=45 nm
 
   |xtor img=intel 45nm gate.png
 
   |xtor img=intel 45nm gate.png
 
   |interconnects img=intel_45nm_gate_interconnects.png
 
   |interconnects img=intel_45nm_gate_interconnects.png
 
   |archs=Penryn, Nehalem
 
   |archs=Penryn, Nehalem
   |a1=T<sub>ox</sub> |d1=           |a12=Gate Dielectric |d12=High-κ
+
   |a1=T<sub>oxe</sub>|d1=1 nm      |a12=Gate Dielectric |d12=High-κ
 
   |a2=V<sub>dd</sub> |d2=          |a22=SRAM            |d22=0.346 µm²
 
   |a2=V<sub>dd</sub> |d2=          |a22=SRAM            |d22=0.346 µm²
 
   |a3=L<sub>g</sub>  |d3=25 nm
 
   |a3=L<sub>g</sub>  |d3=25 nm
 
   |a4=CPP            |d4=160 nm    |a42=MMP            |d42=180 nm
 
   |a4=CPP            |d4=160 nm    |a42=MMP            |d42=180 nm
 
}}
 
}}
{{intel proc tech |year=2009 |name=P1268 |mlayers=10 |node=32 nm
+
{{intel proc tech |year=2009 |name=P1268 (CPU)<br>P1269 (SoC, I/O) |mlayers=10 |node=32 nm
 
   |xtor img=intel 32nm gate.png
 
   |xtor img=intel 32nm gate.png
 
   |interconnects img=intel 32nm gate interconnect.png
 
   |interconnects img=intel 32nm gate interconnect.png
 
   |archs=Westmere, Sandy Bridge
 
   |archs=Westmere, Sandy Bridge
   |a1=T<sub>ox</sub> |d1=           |a12=Gate Dielectric |d12=High-κ
+
   |a1=T<sub>oxe</sub>|d1=1 nm      |a12=Gate Dielectric |d12=High-κ
 
   |a2=V<sub>dd</sub> |d2=0.75 V    |a22=SRAM            |d22=0.148 µm²
 
   |a2=V<sub>dd</sub> |d2=0.75 V    |a22=SRAM            |d22=0.148 µm²
 
   |a3=L<sub>g</sub>  |d3=30 nm
 
   |a3=L<sub>g</sub>  |d3=30 nm
 
   |a4=CPP            |d4=112.5 nm  |a42=MMP            |d42=112.5 nm
 
   |a4=CPP            |d4=112.5 nm  |a42=MMP            |d42=112.5 nm
 
}}
 
}}
{{intel proc tech |year=2011 |name=P1270 |mlayers=11 |node=22 nm
+
{{intel proc tech |year=2011 |name=P1270 (CPU)<br>P1271 (SoC, I/O) |mlayers=11 |node=22 nm
 
   |xtor img=intel 22nm gate.png
 
   |xtor img=intel 22nm gate.png
 
   |interconnects img=intel 22nm gate interconnect.png
 
   |interconnects img=intel 22nm gate interconnect.png
 
   |archs=Ivy Bridge, Haswell
 
   |archs=Ivy Bridge, Haswell
   |a1=T<sub>ox</sub> |d1=           |a12=Gate Dielectric |d12=High-κ
+
   |a1=T<sub>oxe</sub>|d1=0.9 nm    |a12=Gate Dielectric |d12=High-κ
 
   |a2=V<sub>dd</sub> |d2=0.75 V    |a22=SRAM            |d22=0.092 µm²
 
   |a2=V<sub>dd</sub> |d2=0.75 V    |a22=SRAM            |d22=0.092 µm²
 
   |a3=L<sub>g</sub>  |d3=26 nm
 
   |a3=L<sub>g</sub>  |d3=26 nm
 
   |a4=CPP            |d4=90 nm      |a42=MMP            |d42=80 nm
 
   |a4=CPP            |d4=90 nm      |a42=MMP            |d42=80 nm
 +
  |a5=P<sub>''fin''</sub>      |d5=60 nm
 +
  |a6=W<sub>''fin''</sub>      |d6=8 nm      |a62=H<sub>''fin''</sub> |d62=34 nm
 
}}
 
}}
{{intel proc tech |year=2014 |name=P1272 |mlayers=11 |node=14 nm
+
{{intel proc tech |year=2014 |name=P1272 (CPU)<br>P1273 (SoC, I/O) |mlayers=12 |node=14 nm
 
   |xtor img=intel 14nm gate top.png
 
   |xtor img=intel 14nm gate top.png
 
   |interconnects img=intel 14nm gate interconnect.png
 
   |interconnects img=intel 14nm gate interconnect.png
 
   |archs=Broadwell, Skylake, Kaby Lake, Coffee Lake
 
   |archs=Broadwell, Skylake, Kaby Lake, Coffee Lake
   |a1=T<sub>ox</sub> |d1=          |a12=Gate Dielectric |d12=High-κ
+
   |a1=T<sub>oxe</sub>|d1=          |a12=Gate Dielectric |d12=High-κ
   |a2=V<sub>dd</sub> |d2=           |a22=SRAM            |d22=0.0499 µm²
+
   |a2=V<sub>dd</sub> |d2=0.70 V    |a22=SRAM            |d22=0.0499 µm²
 
   |a3=L<sub>g</sub>  |d3=20 nm
 
   |a3=L<sub>g</sub>  |d3=20 nm
 
   |a4=CPP            |d4=70 nm      |a42=MMP            |d42=52 nm
 
   |a4=CPP            |d4=70 nm      |a42=MMP            |d42=52 nm
 +
  |a5=P<sub>''fin''</sub>      |d5=42 nm
 +
  |a6=W<sub>''fin''</sub>      |d6=8 nm      |a62=H<sub>''fin''</sub> |d62=42-46 nm
 
}}
 
}}
{{intel proc tech |year=2017 |name=P1274 |mlayers= |node=10 nm
+
{{intel proc tech |year=2019 |name=P1274 (CPU)<br>P1275 (SoC, I/O) |mlayers=12-13 |node=10 nm
   |archs=Cannonlake, Icelake, Tigerlake
+
   |archs=Cannon Lake, Icelake, Tigerlake, Sapphire Rapids
   |a1=T<sub>ox</sub> |d1=          |a12=Gate Dielectric |d12=High-κ
+
   |a1=T<sub>oxe</sub>|d1=          |a12=Gate Dielectric |d12=High-κ
   |a2=V<sub>dd</sub> |d2=           |a22=SRAM            |d22=0.0312 µm²
+
   |a2=V<sub>dd</sub> |d2=0.70 V    |a22=SRAM            |d22=0.0312 µm²
   |a3=L<sub>g</sub>  |d3=18 nm ?
+
   |a3=L<sub>g</sub>  |d3=18 nm
 
   |a4=CPP            |d4=54 nm      |a42=MMP            |d42=36 nm
 
   |a4=CPP            |d4=54 nm      |a42=MMP            |d42=36 nm
 +
  |a5=P<sub>''fin''</sub>      |d5=34 nm
 +
  |a6=W<sub>''fin''</sub>      |d6=7 nm      |a62=H<sub>''fin''</sub> |d62=44-55 nm
 
}}
 
}}
{{intel proc tech |year=2019 |name=P1276 |mlayers= |node=7 nm
+
{{intel proc tech |year=2021 |name=P1276 (CPU)<br>P1277 (SoC, I/O) |mlayers= |node=7 nm
 +
  |archs=Granite Rapids
 
}}
 
}}
{{intel proc tech |year=2022 |name=P1278 |mlayers= |node=5 nm
+
{{intel proc tech |year=2024 |name=P1278 (CPU)<br>P1279 (SoC, I/O) |mlayers= |node=5 nm
 
}}
 
}}
 
</table>
 
</table>
 
</div>
 
</div>
 +
 +
== SRAM Scaling ==
 +
For Intel, from [[2 µm]] to [[10 nm]], SRAM 6T [[bit cells]] have had an average shrink of 0.496x in an attempt to maintain [[Moore's Law]] double density observation/requirement. Note that SRAM shrunk more significantly prior to the [[65 nm process]] node. It should also be noted that logic typically scales better than the typical 6T SRAM cells, so raw logic density scaled more over time. Nonetheless, the size of the SRAM can be as much as three to four times the density of the typical logic cell.
 +
 +
 +
[[File:intel sram bit cell scaling.png|900px]]
 +
 +
== Other processes ==
 +
{{other processes list}}
 +
 +
== See also ==
 +
* {{intel|Copy Exactly!}}
 +
 +
[[Category:intel]]

Latest revision as of 12:27, 27 May 2019

This article details Intel's semiconductor process technology history for research and posterity.

Overview[edit]

The table below shows the history of Intel's process scaling. Values were taken from various Intel documents including IDF presentations, ISSCC papers, and IEDM papers. Note that while a great deal of effort was put into ensuring the accuracy of the values, some numbers vary to a small degree between Intel's own documents and therefore discrepancies may exist. SRAM bitcell areas refer to a high-density 6T bitcell with the exception of the very first few processes where smaller cell designs were used. Additionally, the metal layer count is for the client dies (example consumer mobile & desktop); server models utilize considerably more layers. Finally, from the 45 nm node, Intel has switched to utilizing a high-κ material, therefore the oxide thickness shown refers to the equivalent oxide thickness instead.

Nomenclature[edit]

Intel has been using the same naming scheme for decades. All process technologies (including packaging technologies) begin with a 'P' followed by the wafer size and the process ID. Generally, the process ID is an auto-increment value with odd values generally reserved for SoC and I/O (low power) devices while the even values have been used for Intel premier line of high-performance processors.

intel process naming scheme.svg


Timeline[edit]

1 µm vs 500 nm yield
historical roadmap
Ramps from 1 µm to 65 nm
Roadmap past 180 nm
SRAM test chips from 130 nm to 45 nm
Intel's fab roadmap from 2003. Intel had to switch to FinFET after gate length scaling stalled due to subpar electrical characteristics.
65 nm to 32 nm SRAM scaling
Intel scaling from 45 nm to 10 nm
Intel roadmap from 10 nm to 5 nm and an advance packaging roadmap.
YearProcessNodeMLayersµarchsGateInterconnectsAttributes
1972 PMOS I 10 µm 1 4004 Gate DielectricSiO2
Lg10.0 µm
1974 HMOS I 8 µm 1 Gate DielectricSiO2
Lg8.0 µm
1976 HMOS II/III 6 µm 1 8080 Gate DielectricSiO2
Lg6.0 µm
1977 CHMOS I 3 µm 1 8085,
8086,
8088,
80186
Tox70 nmGate DielectricSiO2
Vdd5 VSRAM1120 µm²
Lg3.0 µm
CPP7 µmMMP11 µm
1979 CHMOS II 2 µm 1 Tox40 nmGate DielectricSiO2
Vdd5 VSRAM1740 µm²
Lg2.0 µm
CPP5.6 µmMMP8 µm
1982 P646
(CHMOS III)
1.5 µm 1 80286,
80386
Tox25 nmGate DielectricSiO2
Vdd5 VSRAM951.7 µm²
Lg1.5 µm
CPP4.0 µmMMP6.4 µm
1987 P648 1.0 µm 2 80486 ToxGate DielectricSiO2
Vdd5 VSRAM220 µm²
Lg1.0 µm
CPPMMP
1989 P650 0.8 µm 3 80486 Tox15 nmGate DielectricSiO2
Vdd4 VSRAM111 µm²
Lg800 nm
CPP1.7 µmMMP2 µm
1991 P652 0.6 µm 4 80486,
P5
Tox8 nmGate DielectricSiO2
Vdd3.3 VSRAM
Lg600 nm
CPPMMP1.4 µm
1993 P852 0.5 µm 4 P5 Tox8 nmGate DielectricSiO2
Vdd3.3 VSRAM44 µm²
Lg500 nm
CPPMMP
1995 P854 0.35 µm 4 P6 Tox6 nmGate DielectricSiO2
Vdd2.5 VSRAM20.5 µm²
Lg350 nm
CPP920 nmMMP880 nm
1997 P856 0.25 µm 5 P6 Tox4.08 nmGate DielectricSiO2
Vdd1.8 VSRAM10.26 µm²
Lg200 nm
CPP500 nmMMP640 nm
1998 P856.5 0.25 µm 5 P6 Tox4.08 nmGate DielectricSiO2
Vdd1.8 VSRAM9.26 µm²
Lg200 nm
CPP475 nmMMP608 nm
1999 P858 0.18 µm 6 NetBurst intel 180nm gate.png Tox2.0 nmGate DielectricSiO2
Vdd1.6 VSRAM5.59 µm²
Lg130 nm
CPP480 nmMMP500 nm
2001 P860 0.13 µm 6 Pentium M intel 130nm gate.png intel 130nm gate interconnect.pngTox1.4 nmGate DielectricSiO2
Vdd1.4 VSRAM2.45 µm²
Lg70 nm
CPP336 nmMMP345 nm
2003 P1262 (CPU)
P1263 (SoC, I/O)
90 nm 7 Pentium M intel 90nm gate.png intel 90nm gate interconnect.pngTox1.2 nmGate DielectricSiO2
Vdd1.2 VSRAM1.00 µm²
Lg50 nm
CPP260 nmMMP220 nm
2005 P1264 (CPU)
P1265 (SoC, I/O)
65 nm 8 Core,
Modified Pentium M
intel 65nm gate.png intel 65nm gate interconnect.pngTox1.2 nmGate DielectricSiO2
VddSRAM0.570 µm²
Lg35 nm
CPP220 nmMMP210 nm
2007 P1266 (CPU)
P1267 (SoC, I/O)
45 nm 9 Penryn,
Nehalem
intel 45nm gate.png intel 45nm gate interconnects.pngToxe1 nmGate DielectricHigh-κ
VddSRAM0.346 µm²
Lg25 nm
CPP160 nmMMP180 nm
2009 P1268 (CPU)
P1269 (SoC, I/O)
32 nm 10 Westmere,
Sandy Bridge
intel 32nm gate.png intel 32nm gate interconnect.pngToxe1 nmGate DielectricHigh-κ
Vdd0.75 VSRAM0.148 µm²
Lg30 nm
CPP112.5 nmMMP112.5 nm
2011 P1270 (CPU)
P1271 (SoC, I/O)
22 nm 11 Ivy Bridge,
Haswell
intel 22nm gate.png intel 22nm gate interconnect.pngToxe0.9 nmGate DielectricHigh-κ
Vdd0.75 VSRAM0.092 µm²
Lg26 nm
CPP90 nmMMP80 nm
Pfin60 nm
Wfin8 nmHfin34 nm
2014 P1272 (CPU)
P1273 (SoC, I/O)
14 nm 12 Broadwell,
Skylake,
Kaby Lake,
Coffee Lake
intel 14nm gate top.png intel 14nm gate interconnect.pngToxeGate DielectricHigh-κ
Vdd0.70 VSRAM0.0499 µm²
Lg20 nm
CPP70 nmMMP52 nm
Pfin42 nm
Wfin8 nmHfin42-46 nm
2019 P1274 (CPU)
P1275 (SoC, I/O)
10 nm 12-13 Cannon Lake,
Icelake,
Tigerlake,
Sapphire Rapids
ToxeGate DielectricHigh-κ
Vdd0.70 VSRAM0.0312 µm²
Lg18 nm
CPP54 nmMMP36 nm
Pfin34 nm
Wfin7 nmHfin44-55 nm
2021 P1276 (CPU)
P1277 (SoC, I/O)
7 nm Granite Rapids
2024 P1278 (CPU)
P1279 (SoC, I/O)
5 nm

SRAM Scaling[edit]

For Intel, from 2 µm to 10 nm, SRAM 6T bit cells have had an average shrink of 0.496x in an attempt to maintain Moore's Law double density observation/requirement. Note that SRAM shrunk more significantly prior to the 65 nm process node. It should also be noted that logic typically scales better than the typical 6T SRAM cells, so raw logic density scaled more over time. Nonetheless, the size of the SRAM can be as much as three to four times the density of the typical logic cell.


intel sram bit cell scaling.png

Other processes[edit]

Semiconductor Process history by company:

See also[edit]