From WikiChip
Difference between revisions of "intel/cpuid"
(→Big Cores (Client): updated comet lake) |
(Added new and upcoming CPUs, some typos fixed) |
||
Line 29: | Line 29: | ||
=== Family 6 === | === Family 6 === | ||
==== [[Big Cores]] (Client) ==== | ==== [[Big Cores]] (Client) ==== | ||
− | Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, | + | Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices. |
{| class="wikitable" | {| class="wikitable" | ||
Line 36: | Line 36: | ||
| {{intel|Meteor Lake|l=arch}} | | {{intel|Meteor Lake|l=arch}} | ||
|- | |- | ||
− | | {{intel|Alder Lake|l=arch}} | + | | rowspan="2" | {{intel|Alder Lake|l=arch}} || {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0x7 || [[Family 6 Model 151]] |
|- | |- | ||
− | | {{intel|Tiger Lake|l=arch}} || {{intel|Tiger Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xC || [[Family 6 Model 140]] | + | | {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0xA || [[Family 6 Model 154]] |
+ | |- | ||
+ | | {{intel|Rocket Lake|l=arch}} || {{intel|Rocket Lake S|S|l=core}} || 0 || 0x6 || 0xA || 0x7 || [[Family 6 Model 167]] | ||
+ | |- | ||
+ | | rowspan="2" | {{intel|Tiger Lake|l=arch}} || {{intel|Tiger Lake H|H|l=core}} || 0 || 0x6 || 0x8 || 0xD || [[Family 6 Model 141]] | ||
+ | |- | ||
+ | | {{intel|Tiger Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xC || [[Family 6 Model 140]] | ||
|- | |- | ||
| rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]] | | rowspan="2" | {{intel|Ice Lake (Client)|l=arch}} || {{intel|Ice Lake U|U|l=core}} || 0 || 0x6 || 0x7 || 0xE || [[Family 6 Model 126]] | ||
Line 127: | Line 133: | ||
| {{intel|Granite Rapids|l=arch}} || || || || || || | | {{intel|Granite Rapids|l=arch}} || || || || || || | ||
|- | |- | ||
− | | {{intel|Sapphire Rapids|l=arch}} || || || || || || | + | | {{intel|Sapphire Rapids|l=arch}} || ? || 0 || 0x6 || 0x8 || 0xF || [[Family 6 Model 143]] |
|- | |- | ||
− | | rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake SP|SP|l=core}}? || 0 || 0x6 || 0x6 || 0xC ||[[Family 6 Model 108]] | + | | rowspan="2" | {{intel|Ice Lake (Server)|l=arch}} || {{intel|Ice Lake SP|SP|l=core}}? || 0 || 0x6 || 0x6 || 0xC || [[Family 6 Model 108]] |
|- | |- | ||
| {{intel|Ice Lake DE|DE|l=core}}? || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]] | | {{intel|Ice Lake DE|DE|l=core}}? || 0 || 0x6 || 0x6 || 0xA || [[Family 6 Model 106]] | ||
Line 167: | Line 173: | ||
==== [[Small Cores]] ==== | ==== [[Small Cores]] ==== | ||
− | Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, | + | Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers. |
Line 173: | Line 179: | ||
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model | ||
|- | |- | ||
− | | {{intel|Tremont|l=arch}} || {{intel|Elkhart Lake|l=core}} | + | | rowspan="3" | {{intel|Tremont|l=arch}} || {{intel|Jasper Lake|l=core}} || 0 || 0x6 || 0x9 || 0xC || [[Family 6 Model 156]] |
+ | |- | ||
+ | | {{intel|Elkhart Lake|l=core}} || 0 || 0x6 || 0x9 || 0x6 || [[Family 6 Model 150]] | ||
+ | |- | ||
+ | | {{intel|Lakefield|l=core}} || 0 || 0x6 || 0x8 || 0xA || [[Family 6 Model 138]] | ||
|- | |- | ||
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]] | | {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]] |
Revision as of 08:18, 25 April 2021
x86
Instruction Set Architecture
Instruction Set Architecture
General
Variants
Topics
- Instructions
- Addressing Modes
- Registers
- Model-Specific Register
- Assembly
- Interrupts
- Micro-Ops
- Timer
- Calling Convention
- Microarchitectures
- CPUID
CPUIDs
- AMD's CPUIDs
- Intel's CPUIDs
Modes
Extensions(all)
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:
Contents
CPUIDs
Family 15
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Netburst | 0 | 0xF | 0x0 | 0x6 | Family 15 Model 6 | |
Prescott | 0 | 0xF | 0x0 | 0x4 | Family 15 Model 4 | |
Prescott | 0 | 0xF | 0x0 | 0x3 | Family 15 Model 3 | |
Northwood | 0 | 0xF | 0x0 | 0x2 | Family 15 Model 2 | |
Willamette | 0 | 0xF | 0x0 | 0x1 | Family 15 Model 1 |
Family 11
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Knights Ferry | 0 | 0xB | 0x0 | 0x0 | Family 11 Model 0 | |
Knights Corner | 0 | 0xB | 0x0 | 0x1 | Family 11 Model 1 |
Family 6
Big Cores (Client)
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices.
Big Cores (Server)
Intel's server big cores refers to Intel workstation and data center SoCs that ship in most enterprise desktops, workstations, and servers.
Small Cores
Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers.
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Tremont | Jasper Lake | 0 | 0x6 | 0x9 | 0xC | Family 6 Model 156 |
Elkhart Lake | 0 | 0x6 | 0x9 | 0x6 | Family 6 Model 150 | |
Lakefield | 0 | 0x6 | 0x8 | 0xA | Family 6 Model 138 | |
Goldmont Plus | Gemini Lake | 0 | 0x6 | 0x7 | 0xA | Family 6 Model 122 |
Goldmont | Denverton | 0 | 0x6 | 0x5 | 0xF | Family 6 Model 95 |
Apollo Lake, |
0 | 0x6 | 0x5 | 0xC | Family 6 Model 92 | |
Airmont | Cherry Trail, Braswell | 0 | 0x6 | 0x4 | 0xC | Family 6 Model 76 |
Silvermont | SoFIA | 0 | 0x6 | 0x5 | 0xD | Family 6 Model 93 |
Anniedale | 0 | 0x6 | 0x5 | 0xA | Family 6 Model 90 | |
Avoton, Rangeley | 0 | 0x6 | 0x4 | 0xD | Family 6 Model 77 | |
Tangier | 0 | 0x6 | 0x4 | 0xA | Family 6 Model 74 | |
Bay Trail | 0 | 0x6 | 0x3 | 0x7 | Family 6 Model 55 | |
Saltwell | Cedarview | 0 | 0x6 | 0x3 | 0x6 | Family 6 Model 54 |
Cloverview | 0 | 0x6 | 0x3 | 0x5 | Family 6 Model 53 | |
Penwell | 0 | 0x6 | 0x2 | 0x7 | Family 6 Model 39 | |
Bonnell | Lincroft | 0 | 0x6 | 0x2 | 0x6 | Family 6 Model 38 |
Silverthorne, Diamondville, Pineview | 0 | 0x6 | 0x1 | 0xC | Family 6 Model 28 |
MIC Architecture
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Knights Mill | 0 | 0x6 | 0x8 | 0x5 | Family 6 Model 133 | |
Knights Landing | 0 | 0x6 | 0x5 | 0x7 | Family 6 Model 87 |
Family 5
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Lakemont | Quark | 0 | 0x5 | 0x0 | 0xA | Family 5 Model 10 |
0 | 0x5 | 0x0 | 0x9 | Family 5 Model 9 | ||
P5 | P55C (Mobile) | 0 | 0x5 | 0x0 | 0x8 | Family 5 Model 8 |
0 | 0x5 | 0x0 | 0x7 | Family 5 Model 7 | ||
P55C | 0 | 0x5 | 0x0 | 0x4 | Family 5 Model 4 | |
P54CS | 0 | 0x5 | 0x0 | 0x2 | Family 5 Model 2 | |
P5, P54, P54CQS | 0 | 0x5 | 0x0 | 0x1 | Family 5 Model 1 |
Family 4
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
80486 | 0 | 0x4 | 0x0 | 0x9 | Family 4 Model 9 | |
80486DX4 | 0 | 0x4 | 0x0 | 0x8 | Family 4 Model 8 | |
0 | 0x4 | 0x0 | 0x7 | Family 4 Model 7 | ||
0 | 0x4 | 0x0 | 0x5 | Family 4 Model 5 | ||
80486SL | 0 | 0x4 | 0x0 | 0x4 | Family 4 Model 4 | |
80486DX2 | 0 | 0x4 | 0x0 | 0x3 | Family 4 Model 3 | |
80486SX | 0 | 0x4 | 0x0 | 0x2 | Family 4 Model 2 | |
80486DX | 0 | 0x4 | 0x0 | 0x1 | Family 4 Model 1 |