From WikiChip
Difference between revisions of "ampere computing/emag"
< ampere computing

(→‎1st Gen)
Line 53: Line 53:
 
* '''I/O:''' 32 PCIe Gen 3 lanes
 
* '''I/O:''' 32 PCIe Gen 3 lanes
 
* '''TDP:''' Up to 125 W
 
* '''TDP:''' Up to 125 W
 +
 +
<!-- NOTE:
 +
          This table is generated automatically from the data in the actual articles.
 +
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 +
          created and tagged accordingly.
 +
 +
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 +
-->
 +
{{comp table start}}
 +
<table class="comptable sortable tc4">
 +
{{comp table header|main|6:List of Skylark-based Processors}}
 +
{{comp table header|cols|Price|Launched|Cores|L3$|Turbo|TDP}}
 +
{{#ask: [[Category:microprocessor models by ampere computing]] [[microarchitecture::Skylark]]
 +
|?full page name
 +
|?model number
 +
|?release price
 +
|?first launched
 +
|?core count
 +
|?l3$ size
 +
|?turbo frequency#GHz
 +
|?tdp
 +
|format=template
 +
|template=proc table 3
 +
|userparam=8
 +
|mainlabel=-
 +
}}
 +
{{comp table count|ask=[[Category:microprocessor models by ampere computing]] [[microarchitecture::Skylark]]}}
 +
</table>
 +
{{comp table end}}
  
 
== See also ==
 
== See also ==

Revision as of 10:04, 18 September 2018

eMAG
emag (front).jpg
eMAG 8180, front
Developer Ampere Computing, AppliedMicro
Manufacturer TSMC
Type Microprocessors
Introduction February 5, 2018 (announced)
September 8, 2018 (launch)
ISA ARMv8
µarch Skylark, Quicksilver
Word size 64 bit
8 octets
16 nibbles
Process 16 nm
0.016 μm
1.6e-5 mm
Technology CMOS
Succession
←
X-Gene 3

eMAG is a family of 64-bit high-performance ARMserver microprocessors designed by Ampere Computing for the data center.

Overview

eMAG is a family of high-performance ARM server processors designed by Ampere Computing and introduced in 2018. Ampere's introduction of eMAG to the market concludes the design that started out by AppliedMicro. eMAG processors targets server workloads capable of taking advantage of a high core count with high throughput.

Codenames

Introduction Microarchitecture Process Cores
September, 2018 Skylark 14 nm 16-32
September, 2019 Quicksilver 7 nm  ?-?

Models

1st Gen

First generation eMAG processors are based on the Skylark microarchitecture, a design that started out by AppliedMicro. Fabricated on TSMC's 16FF+ process, those processors feature up to 32 cores operating at up to 3.3 GHz

  • Mem: 8x DDR4 channels, up to 2666 MT/s with ECC
  • I/O: 32 PCIe Gen 3 lanes
  • TDP: Up to 125 W
 List of Skylark-based Processors
ModelPriceLaunchedCoresL3$TurboTDP
8180$ 850.00
€ 765.00
£ 688.50
¥ 87,830.50
8 September 20183232 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
3.3 GHz
3,300 MHz
3,300,000 kHz
125 W
125,000 mW
0.168 hp
0.125 kW
Count: 1

See also

Retrieved from "https://en.wikichip.org/w/index.php?title=ampere_computing/emag&oldid=82598"
Facts about "eMAG - Ampere"
RDF feed
designerAmpere Computing + and AppliedMicro +
first announcedFebruary 5, 2018 +
first launchedSeptember 8, 2018 +
full page nameampere computing/emag +
instance ofmicroprocessor family +
instruction set architectureARMv8 +
main designerAmpere Computing +
manufacturerTSMC +
microarchitectureSkylark + and Quicksilver +
nameeMAG +
process16 nm (0.016 μm, 1.6e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +