Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (client)"
(→Process Technology) |
m (David moved page intel/microarchitectures/icelake to intel/microarchitectures/ice lake) |
(No difference)
| |
Revision as of 15:26, 24 November 2017
| Edit Values | |
| Icelake µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 |
| Process | 10 nm |
| Succession | |
Icelake (ICL) is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 10 nm process. Icelake is the "Architecture" microarchitecture as part of Intel's PAO model.
Process Technology
- See also: Cannonlake § Process Technology
Icelake will use a second-generation enhanced 10 nm process called "10 nm+". Versus the first generation 10nm which was used for Cannonlake, 10nm+ will feature higher performance through higher drive current for the same power envelope.
Architecture
Not much is known about Ice Lake's architecture.
Key changes from Cannonlake
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Ice Lake (client) - Microarchitectures - Intel"
| codename | Icelake + |
| designer | Intel + |
| first launched | 2018 + |
| full page name | intel/microarchitectures/ice lake (client) + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Icelake + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |