Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings"
(→Microarchitectures) |
(→Microarchitectures) |
||
| Line 34: | Line 34: | ||
| width = 600px | | width = 600px | ||
| | | | ||
| − | * {{armh|ARM1}} | + | * {{armh|ARM1|l=arch}} |
| − | * {{armh|ARM2}} | + | * {{armh|ARM2|l=arch}} |
| − | * {{armh|ARM250}} | + | * {{armh|ARM250|l=arch}} |
| − | * {{armh|ARM3}} | + | * {{armh|ARM3|l=arch}} |
| − | * {{armh|ARM6}} | + | * {{armh|ARM6|l=arch}} |
| − | * {{armh|ARM7}} | + | * {{armh|ARM7|l=arch}} |
| − | * {{armh|ARM7TDMI}} | + | * {{armh|ARM7TDMI|l=arch}} |
| − | * {{armh|ARM7EJ}} | + | * {{armh|ARM7EJ|l=arch}} |
| − | * {{armh|ARM9TDMI}} | + | * {{armh|ARM9TDMI|l=arch}} |
| − | * {{armh|ARM9E}} | + | * {{armh|ARM9E|l=arch}} |
| − | * {{armh|ARM10E}} | + | * {{armh|ARM10E|l=arch}} |
| − | * {{armh|ARM11}} | + | * {{armh|ARM11|l=arch}} |
| − | * {{armh|SecurCore SC100}} | + | * {{armh|SecurCore SC100|l=arch}} |
| − | * {{armh|SecurCore SC000}} | + | * {{armh|SecurCore SC000|l=arch}} |
| − | * {{armh|SecurCore SC300}} | + | * {{armh|SecurCore SC300|l=arch}} |
| − | * {{armh|Cortex-M0}} | + | * {{armh|Cortex-M0|l=arch}} |
| − | * {{armh|Cortex-M0+}} | + | * {{armh|Cortex-M0+|l=arch}} |
| − | * {{armh|Cortex-M1}} | + | * {{armh|Cortex-M1|l=arch}} |
| − | * {{armh|Cortex-M3}} | + | * {{armh|Cortex-M3|l=arch}} |
| − | * {{armh|Cortex-M4}} | + | * {{armh|Cortex-M4|l=arch}} |
| − | * {{armh|Cortex-M7}} | + | * {{armh|Cortex-M7|l=arch}} |
| − | * {{armh|Cortex-R4}} | + | * {{armh|Cortex-R4|l=arch}} |
| − | * {{armh|Cortex-R5}} | + | * {{armh|Cortex-R5|l=arch}} |
| − | * {{armh|Cortex-R52}} | + | * {{armh|Cortex-R52|l=arch}} |
| − | * {{armh|Cortex-R7}} | + | * {{armh|Cortex-R7|l=arch}} |
| − | * {{armh|Cortex-R8}} | + | * {{armh|Cortex-R8|l=arch}} |
| − | * {{armh|Cortex-A5}} | + | * {{armh|Cortex-A5|l=arch}} |
| − | * {{armh|Cortex-A7}} | + | * {{armh|Cortex-A7|l=arch}} |
| − | * {{armh|Cortex-A8}} | + | * {{armh|Cortex-A8|l=arch}} |
| − | * {{armh|Cortex-A9}} | + | * {{armh|Cortex-A9|l=arch}} |
| − | * {{armh|Cortex-A12}} | + | * {{armh|Cortex-A12|l=arch}} |
| − | * {{armh|Cortex-A15}} | + | * {{armh|Cortex-A15|l=arch}} |
| − | * {{armh|Cortex-A17}} | + | * {{armh|Cortex-A17|l=arch}} |
| − | * {{armh|Cortex-A32}} | + | * {{armh|Cortex-A32|l=arch}} |
| − | * {{armh|Cortex-A35}} | + | * {{armh|Cortex-A35|l=arch}} |
| − | * {{armh|Cortex-A53}} | + | * {{armh|Cortex-A53|l=arch}} |
| − | * {{armh|Cortex-A57}} | + | * {{armh|Cortex-A57|l=arch}} |
| − | * {{armh|Cortex-A72}} | + | * {{armh|Cortex-A72|l=arch}} |
}} | }} | ||
Revision as of 20:42, 3 December 2016
| ARM Holdings | |
| |
| Type | Public |
| Founded | November 27, 1990 |
| Founder | Jamie Urquhart Mike Muller Tudor Brown Lee Smith John Biggs Harry Oldham Dave Howard Pete Harrod Harry Meekings Al Thomas Andy Merritt |
| Headquarters | Cambridge, England |
| Website | http://www.arm.com |
ARM Holdings, usually simply ARM, is a British multinational semiconductor and software design company.
Microarchitectures
- ARM1
- ARM2
- ARM250
- ARM3
- ARM6
- ARM7
- ARM7TDMI
- ARM7EJ
- ARM9TDMI
- ARM9E
- ARM10E
- ARM11
- SecurCore SC100
- SecurCore SC000
- SecurCore SC300
- Cortex-M0
- Cortex-M0+
- Cortex-M1
- Cortex-M3
- Cortex-M4
- Cortex-M7
- Cortex-R4
- Cortex-R5
- Cortex-R52
- Cortex-R7
- Cortex-R8
- Cortex-A5
- Cortex-A7
- Cortex-A8
- Cortex-A9
- Cortex-A12
- Cortex-A15
- Cortex-A17
- Cortex-A32
- Cortex-A35
- Cortex-A53
- Cortex-A57
- Cortex-A72
ISAs
See Also
Facts about "ARM Holdings"
| company type | public + |
| founded | November 27, 1990 + |
| founder | Jamie Urquhart +, Mike Muller +, Tudor Brown +, Lee Smith +, John Biggs +, Harry Oldham +, Dave Howard +, Pete Harrod +, Harry Meekings +, Al Thomas + and Andy Merritt + |
| full page name | arm holdings + |
| headquarters | Cambridge, England + |
| instance of | semiconductor company + |
| name | ARM Holdings + |
| website | http://www.arm.com + |
| wikidata id | Q296782 + |