From WikiChip
Difference between revisions of "chip multiprocessor"

(→‎Recent high core-core chips)
(→‎Multi-core chips)
 
(13 intermediate revisions by 2 users not shown)
Line 1: Line 1:
−
{{title|Chip Multiprocessor}}
+
{{title|Chip Multiprocessor}}{{multi-core processors info}}
 
A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]].
 
A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]].
  
Line 9: Line 9:
  
 
=== Heterogeneous multi-core architectures ===
 
=== Heterogeneous multi-core architectures ===
−
{{empty section}}
+
{{empty section}}<!-- big/small cores-->
  
 
==== Single and Multi-ISA designs ====
 
==== Single and Multi-ISA designs ====
Line 20: Line 20:
 
== Multi-core chips ==
 
== Multi-core chips ==
 
{{collist
 
{{collist
−
| count = 4
+
| count = 3
 
|
 
|
 
* {{\\|2|2 (dual-core)}}
 
* {{\\|2|2 (dual-core)}}
Line 55: Line 55:
 
* {{\\|46|46 (hexatetraconta-core)}}
 
* {{\\|46|46 (hexatetraconta-core)}}
 
* {{\\|48|48 (octatetraconta-core)}}
 
* {{\\|48|48 (octatetraconta-core)}}
 +
* {{\\|56|56 (hexapentaconta-core)}}
 
* {{\\|64|64 (tetrahexaconta-core)}}
 
* {{\\|64|64 (tetrahexaconta-core)}}
 +
* {{\\|96|96 (hexanonaconta-core)}}
 
* {{\\|128|128 (octacosahecta-core)}}
 
* {{\\|128|128 (octacosahecta-core)}}
 
* {{\\|256|256 (hexapentacontadicta-core)}}
 
* {{\\|256|256 (hexapentacontadicta-core)}}
Line 79: Line 81:
 
* [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small>
 
* [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small>
 
* [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small>
 
* [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small>
 +
* [[Intel]] {{intel|Xeon Platinum 9222}} <small>(2019)</small>
 
</td></tr>
 
</td></tr>
 
<tr><th>'''[[40 cores]]'''</th><td>
 
<tr><th>'''[[40 cores]]'''</th><td>
Line 88: Line 91:
 
<tr><th>'''[[48 cores]]'''</th><td>
 
<tr><th>'''[[48 cores]]'''</th><td>
 
* [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small>
 
* [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small>
 +
* [[Intel]] {{intel|Xeon Platinum 9242}} <small>(2019)</small>
 +
</td></tr>
 +
<tr><th>'''[[56 cores]]'''</th><td>
 +
* [[Intel]] {{intel|Xeon Platinum 9282}} <small>(2019)</small>
 
</td></tr>
 
</td></tr>
 
<tr><th>'''[[64 cores]]'''</th><td>
 
<tr><th>'''[[64 cores]]'''</th><td>
Line 93: Line 100:
 
* [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small>
 
* [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small>
 
* Phytium {{phytium|FT-2000+}} <small>(2019)</small>
 
* Phytium {{phytium|FT-2000+}} <small>(2019)</small>
−
</td></tr>
+
* [[AMD]] {{amd|EPYC 7742}} <small>(2019)</small></td>
 
<tr><th>'''[[68 cores]]'''</th><td>
 
<tr><th>'''[[68 cores]]'''</th><td>
 
* [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small>
 
* [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small>
Line 99: Line 106:
 
<tr><th>'''[[72 cores]]'''</th><td>
 
<tr><th>'''[[72 cores]]'''</th><td>
 
* [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small>
 
* [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small>
 +
</td></tr>
 +
<tr><th>'''[[100 cores]]'''</th><td>
 +
* [[EZchip]] [[TILE-Mx100]] <small>(2015)</small>
 
</td></tr>
 
</td></tr>
 
<tr><th>'''[[128 cores]]'''</th><td>
 
<tr><th>'''[[128 cores]]'''</th><td>
Line 105: Line 115:
 
</td></tr>
 
</td></tr>
 
<tr><th>'''[[1024 cores]]'''</th><td>
 
<tr><th>'''[[1024 cores]]'''</th><td>
−
* [[PEZY]] {{pezy|PEZY-SC2}} <small>(2014)</small>
+
* [[PEZY]] {{pezy|PEZY-SC}} <small>(2014)</small>
 
</td></tr>
 
</td></tr>
 
<tr><th>'''[[2048 cores]]'''</th><td>
 
<tr><th>'''[[2048 cores]]'''</th><td>

Latest revision as of 14:43, 10 December 2023

Multi-Core CPUs
Many-Core Microprocessor
Multi-Core Microprocessor

A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.

History[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Heterogeneous multi-core architectures[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Single and Multi-ISA designs[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Manycore[edit]

Main article: Manycore Microprocessor
New text document.svg This section is empty; you can help add the missing info by editing this page.

Multi-core chips[edit]

Recent high core-core chips[edit]

The following is a select list of recent (2019) high core-count commercial chips:

28 cores
30 cores
32 cores
40 cores
46 cores
48 cores
56 cores
64 cores
68 cores
72 cores
100 cores
128 cores
1024 cores
2048 cores

See also[edit]


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=chip_multiprocessor&oldid=102001"