From WikiChip
Difference between revisions of "amd/cores/rome"
< amd

(→‎Overview)
(→‎Rome Processors)
 
(23 intermediate revisions by 6 users not shown)
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Rome
 
|name=Rome
−
|no image=No
+
|image=amd rome (front).jpg
 +
|caption=Package front
 +
|back image=amd rome (back).jpg
 +
|back image size=Package back
 
|developer=AMD
 
|developer=AMD
 
|manufacturer=TSMC
 
|manufacturer=TSMC
 
|manufacturer 2=GlobalFoundries
 
|manufacturer 2=GlobalFoundries
 
|first announced=May 16, 2017
 
|first announced=May 16, 2017
 +
|first launched=August 7, 2019
 
|isa=x86-64
 
|isa=x86-64
 +
|isa family=x86
 
|microarch=Zen 2
 
|microarch=Zen 2
 
|word=64 bit
 
|word=64 bit
−
|proc=14 nm
+
|proc=7 nm
 
|tech=CMOS
 
|tech=CMOS
 
|package name 1=amd,socket_sp3
 
|package name 1=amd,socket_sp3
Line 17: Line 22:
 
|successor=Milan
 
|successor=Milan
 
|successor link=amd/cores/milan
 
|successor link=amd/cores/milan
−
|proc 2=7 nm
+
|proc 2=14 nm
 
}}
 
}}
−
'''Rome''' codename for [[AMD]]'s high-performance enterprise-level server [[multiprocessors]] based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to {{\\|Naples}}. Rome-based chips are fabricated on TSMC [[7 nm process]] with some components made on GlobalFoundries [[14 nm process]].
+
'''Rome''' is codename for [[AMD]]'s high-performance server microprocessors based on the {{amd|Zen 2|l=arch}} microarchitecture serving as a successor to {{\\|Naples}}.
 +
 
 +
Rome-based microprocessors are branded as second-generation, {{amd|EPYC#7002 Series (Zen 2)|7002-series}}, {{amd|EPYC|EPYC processors}}.
  
 
[[File:amd epyc rodmap.png|right|thumb|AMD datacenter roadmap]]
 
[[File:amd epyc rodmap.png|right|thumb|AMD datacenter roadmap]]
  
 
== Overview ==
 
== Overview ==
−
AMD Rome [[system on chips]] are a series of high-performance [[multiprocessors]] designed by [[AMD]] based on their {{amd|Zen 2|l=arch}} microarchitecture. Rome SoCs support both single and 2-way multiprocessing with up to a maximum of 64 cores (and 128 threads) per processor for a total of up to 128 cores (and 256 threads) for a 2-way MP system. Those SoCs sports 128 PCIe lanes each, however, half of them are lost when in 2-way MP (leaving the system with the same overall lanes count as a single socket solution). Communication between the two chips is done via AMD's {{amd|Infinity Fabric}} protocol over the 64 reserved lanes. Rome is backwards compatible with Naples and forward-compatible with Milan.
+
AMD Rome [[system on chips]] are a series of high-performance [[multiprocessors]] designed by [[AMD]] based on their {{amd|Zen 2|l=arch}} microarchitecture. Rome-based logic chips are fabricated on TSMC [[7 nm process]] with the i/o components made on GlobalFoundries [[14 nm process]]. Rome SoCs support both single and 2-way multiprocessing with up to a maximum of 64 cores (and 128 threads) per processor for a total of up to 128 cores (and 256 threads) for a 2-way MP system. Those SoCs support 128 PCIe lanes each. When in a two-socket configuration, a total of 160 PCIe lanes can be provided at the platform level by both chips. Rome is backward platform/socket (Socket SP3) compatible with {{\\|Naples}} and forward-compatible with {{\\|Milan}}.
  
 
=== Common Features ===
 
=== Common Features ===
−
All Naples processors have the following:
+
All Rome processors have the following:
 
* 128 PCIe lanes (in both single-way and dual-way multiprocessing)
 
* 128 PCIe lanes (in both single-way and dual-way multiprocessing)
 
** PCIe Gen 4
 
** PCIe Gen 4
 
* Octa-channel Memory
 
* Octa-channel Memory
−
** Up to DDR4-2666 ECC
+
** Up to DDR4-3200 ECC
−
** Up to 4 [[TiB]] (8 TiB in 2MP)
+
** Up to 4 [[TiB]]
 +
*** Up to 16 x 256 GiB @ 1.2 V
 +
*** RDIMM/LRDIMM/3DS/NVDIMM
 
* Up to 64 cores / 128 threads
 
* Up to 64 cores / 128 threads
 
* Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}}
 
* Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}}
 +
 +
{{clear}}
  
 
== Rome Processors ==
 
== Rome Processors ==
Line 48: Line 59:
 
{{comp table header|main|10:List of Rome Processors}}
 
{{comp table header|main|10:List of Rome Processors}}
 
{{comp table header|cols|Family|Price|Launched|Cores|Threads|TDP|L2$|L3$|Base|Turbo}}
 
{{comp table header|cols|Family|Price|Launched|Cores|Threads|TDP|L2$|L3$|Base|Turbo}}
−
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]]
+
{{comp table header|lsep|25:[[Uniprocessors]]}}
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]] [[max cpu count::1]]
 +
|?full page name
 +
|?model number
 +
|?microprocessor family
 +
|?release price
 +
|?first launched
 +
|?core count
 +
|?thread count
 +
|?tdp
 +
|?l2$ size
 +
|?l3$ size
 +
|?base frequency#GHz
 +
|?turbo frequency#GHz
 +
|format=template
 +
|template=proc table 3
 +
|userparam=12
 +
|mainlabel=-
 +
|valuesep=,
 +
}}
 +
{{comp table header|lsep|25:[[Multiprocessors]] (dual-socket)}}
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]] [[max cpu count::>>1]]
 +
|?full page name
 +
|?model number
 +
|?microprocessor family
 +
|?release price
 +
|?first launched
 +
|?core count
 +
|?thread count
 +
|?tdp
 +
|?l2$ size
 +
|?l3$ size
 +
|?base frequency#GHz
 +
|?turbo frequency#GHz
 +
|format=template
 +
|template=proc table 3
 +
|userparam=12
 +
|mainlabel=-
 +
|valuesep=,
 +
}}
 +
{{comp table header|lsep|25:HPC-optimized SKUs}}
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]] [[part of::HPC-optimized SKUs]]
 +
|?full page name
 +
|?model number
 +
|?microprocessor family
 +
|?release price
 +
|?first launched
 +
|?core count
 +
|?thread count
 +
|?tdp
 +
|?l2$ size
 +
|?l3$ size
 +
|?base frequency#GHz
 +
|?turbo frequency#GHz
 +
|format=template
 +
|template=proc table 3
 +
|userparam=12
 +
|mainlabel=-
 +
|valuesep=,
 +
}}
 +
{{comp table header|lsep|25:Frequency-optimized SKUs}}
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]] [[part of::Frequency-optimized SKUs]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
Line 60: Line 132:
 
  |?l3$ size
 
  |?l3$ size
 
  |?base frequency#GHz
 
  |?base frequency#GHz
−
  |?turbo frequency (1 core)#GHz
+
  |?turbo frequency#GHz
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
Line 70: Line 142:
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
 +
 +
=== SKU Comparison ===
 +
Below are a number of SKU comparison graphs based on their specifications.
 +
 +
<div style="float: left; margin: 10px">
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]]
 +
|?core count
 +
|?base frequency
 +
|charttitle=Cores vs. Base Frequency
 +
|numbersaxislabel=Frequency (MHz)
 +
|labelaxislabel=Core Count
 +
|height=400
 +
|width=400
 +
|theme=vector
 +
|group=property
 +
|grouplabel=subject
 +
|charttype=scatter
 +
|format=jqplotseries
 +
|mainlabel=-
 +
}}
 +
</div>
 +
 +
<div style="float: left; margin: 10px">
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]]
 +
|?core count
 +
|?turbo frequency
 +
|charttitle=Cores vs. Turbo Frequency
 +
|numbersaxislabel=Frequency (MHz)
 +
|labelaxislabel=Core Count
 +
|height=400
 +
|width=400
 +
|theme=vector
 +
|group=property
 +
|grouplabel=subject
 +
|charttype=scatter
 +
|format=jqplotseries
 +
|mainlabel=-
 +
}}
 +
</div>
 +
 +
<div style="float: left; margin: 10px">
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]]
 +
|?core count
 +
|?tdp
 +
|charttitle=Cores vs. TDP
 +
|numbersaxislabel=TDP (W)
 +
|labelaxislabel=Core Count
 +
|height=400
 +
|width=400
 +
|theme=vector
 +
|group=property
 +
|grouplabel=subject
 +
|charttype=scatter
 +
|format=jqplotseries
 +
|mainlabel=-
 +
}}
 +
</div>
 +
 +
<div style="float: left; margin: 10px">
 +
{{#ask: [[Category:microprocessor models by amd]] [[core name::Rome]]
 +
|?turbo frequency
 +
|?tdp
 +
|charttitle=Frequency vs. TDP
 +
|numbersaxislabel=TDP (W)
 +
|labelaxislabel=Frequency (MHz)
 +
|height=400
 +
|width=400
 +
|theme=vector
 +
|group=property
 +
|grouplabel=subject
 +
|charttype=scatter
 +
|format=jqplotseries
 +
|mainlabel=-
 +
}}
 +
</div>
 +
 +
{{clear}}
  
 
== See also ==
 
== See also ==
 
{{amd zen 2 core see also}}
 
{{amd zen 2 core see also}}

Latest revision as of 15:47, 15 April 2020

Edit Values
Rome
amd rome (front).jpg
Package front
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
IntroductionMay 16, 2017 (announced)
August 7, 2019 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
Word Size
8 octets
16 nibbles
64 bit
Process7 nm
0.007 μm
7.0e-6 mm
, 14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Packaging
PackageSP3, FCLGA-4094 (FC-OLGA)
Dimension75.4 mm
7.54 cm
2.969 in
× 58.5 mm
5.85 cm
2.303 in
× 6.26 mm
0.246 in
Pitch0.87 mm
0.0343 in
× 1 mm
0.0394 in
Contacts4094
SocketSP3, LGA-4094
Package back
Succession

Rome is codename for AMD's high-performance server microprocessors based on the Zen 2 microarchitecture serving as a successor to Naples.

Rome-based microprocessors are branded as second-generation, 7002-series, EPYC processors.

AMD datacenter roadmap

Overview[edit]

AMD Rome system on chips are a series of high-performance multiprocessors designed by AMD based on their Zen 2 microarchitecture. Rome-based logic chips are fabricated on TSMC 7 nm process with the i/o components made on GlobalFoundries 14 nm process. Rome SoCs support both single and 2-way multiprocessing with up to a maximum of 64 cores (and 128 threads) per processor for a total of up to 128 cores (and 256 threads) for a 2-way MP system. Those SoCs support 128 PCIe lanes each. When in a two-socket configuration, a total of 160 PCIe lanes can be provided at the platform level by both chips. Rome is backward platform/socket (Socket SP3) compatible with Naples and forward-compatible with Milan.

Common Features[edit]

All Rome processors have the following:

  • 128 PCIe lanes (in both single-way and dual-way multiprocessing)
    • PCIe Gen 4
  • Octa-channel Memory
    • Up to DDR4-3200 ECC
    • Up to 4 TiB
      • Up to 16 x 256 GiB @ 1.2 V
      • RDIMM/LRDIMM/3DS/NVDIMM
  • Up to 64 cores / 128 threads
  • Everything up to AVX2 (i.e., SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2), and SHA

Rome Processors[edit]

 List of Rome Processors
ModelFamilyPriceLaunchedCoresThreadsTDPL2$L3$BaseTurbo
 Uniprocessors
7232PEPYC$ 450.00
€ 405.00
£ 364.50
¥ 46,498.50
7 August 2019816120 W
120,000 mW
0.161 hp
0.12 kW
4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
3.1 GHz
3,100 MHz
3,100,000 kHz
3.2 GHz
3,200 MHz
3,200,000 kHz
7302PEPYC$ 825.00
€ 742.50
£ 668.25
¥ 85,247.25
7 August 20191632155 W
155,000 mW
0.208 hp
0.155 kW
8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
3 GHz
3,000 MHz
3,000,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
7402PEPYC$ 1,250.00
€ 1,125.00
£ 1,012.50
¥ 129,162.50
7 August 20192448180 W
180,000 mW
0.241 hp
0.18 kW
12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.8 GHz
2,800 MHz
2,800,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7502PEPYC$ 2,300.00
€ 2,070.00
£ 1,863.00
¥ 237,659.00
7 August 20193264180 W
180,000 mW
0.241 hp
0.18 kW
16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.5 GHz
2,500 MHz
2,500,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7702PEPYC$ 4,425.00
€ 3,982.50
£ 3,584.25
¥ 457,235.25
7 August 201964128200 W
200,000 mW
0.268 hp
0.2 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2 GHz
2,000 MHz
2,000,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
 Multiprocessors (dual-socket)
7252EPYC$ 475.00
€ 427.50
£ 384.75
¥ 49,081.75
7 August 2019816120 W
120,000 mW
0.161 hp
0.12 kW
4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
64 MiB
65,536 KiB
67,108,864 B
0.0625 GiB
3.1 GHz
3,100 MHz
3,100,000 kHz
3.2 GHz
3,200 MHz
3,200,000 kHz
7262EPYC$ 575.00
€ 517.50
£ 465.75
¥ 59,414.75
7 August 2019816155 W
155,000 mW
0.208 hp
0.155 kW
4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
3.2 GHz
3,200 MHz
3,200,000 kHz
3.4 GHz
3,400 MHz
3,400,000 kHz
7272EPYC$ 625.00
€ 562.50
£ 506.25
¥ 64,581.25
7 August 20191224120 W
120,000 mW
0.161 hp
0.12 kW
6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
64 MiB
65,536 KiB
67,108,864 B
0.0625 GiB
2.9 GHz
2,900 MHz
2,900,000 kHz
3.2 GHz
3,200 MHz
3,200,000 kHz
7282EPYC$ 650.00
€ 585.00
£ 526.50
¥ 67,164.50
7 August 20191632120 W
120,000 mW
0.161 hp
0.12 kW
8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
64 MiB
65,536 KiB
67,108,864 B
0.0625 GiB
2.8 GHz
2,800 MHz
2,800,000 kHz
3.2 GHz
3,200 MHz
3,200,000 kHz
7302EPYC$ 978.00
€ 880.20
£ 792.18
¥ 101,056.74
7 August 20191632155 W
155,000 mW
0.208 hp
0.155 kW
8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
3 GHz
3,000 MHz
3,000,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
7352EPYC$ 1,350.00
€ 1,215.00
£ 1,093.50
¥ 139,495.50
7 August 20192448155 W
155,000 mW
0.208 hp
0.155 kW
12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.3 GHz
2,300 MHz
2,300,000 kHz
3.2 GHz
3,200 MHz
3,200,000 kHz
7402EPYC$ 1,783.00
€ 1,604.70
£ 1,444.23
¥ 184,237.39
7 August 20192448180 W
180,000 mW
0.241 hp
0.18 kW
12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.8 GHz
2,800 MHz
2,800,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7452EPYC$ 2,025.00
€ 1,822.50
£ 1,640.25
¥ 209,243.25
7 August 20193264155 W
155,000 mW
0.208 hp
0.155 kW
16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.35 GHz
2,350 MHz
2,350,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7502EPYC$ 2,600.00
€ 2,340.00
£ 2,106.00
¥ 268,658.00
7 August 20193264180 W
180,000 mW
0.241 hp
0.18 kW
16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.5 GHz
2,500 MHz
2,500,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7532EPYC19 February 20203264200 W
200,000 mW
0.268 hp
0.2 kW
16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2.4 GHz
2,400 MHz
2,400,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
7542EPYC$ 3,400.00
€ 3,060.00
£ 2,754.00
¥ 351,322.00
7 August 20193264225 W
225,000 mW
0.302 hp
0.225 kW
16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
2.9 GHz
2,900 MHz
2,900,000 kHz
3.4 GHz
3,400 MHz
3,400,000 kHz
7552EPYC$ 4,025.00
€ 3,622.50
£ 3,260.25
¥ 415,903.25
7 August 20194896200 W
200,000 mW
0.268 hp
0.2 kW
24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
192 MiB
196,608 KiB
201,326,592 B
0.188 GiB
2.2 GHz
2,200 MHz
2,200,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7642EPYC$ 4,775.00
€ 4,297.50
£ 3,867.75
¥ 493,400.75
7 August 20194896225 W
225,000 mW
0.302 hp
0.225 kW
24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2.3 GHz
2,300 MHz
2,300,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
7662EPYC19 February 202064128225 W
225,000 mW
0.302 hp
0.225 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2 GHz
2,000 MHz
2,000,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
7702EPYC$ 6,450.00
€ 5,805.00
£ 5,224.50
¥ 666,478.50
7 August 201964128200 W
200,000 mW
0.268 hp
0.2 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2 GHz
2,000 MHz
2,000,000 kHz
3.35 GHz
3,350 MHz
3,350,000 kHz
7742EPYC$ 6,950.00
€ 6,255.00
£ 5,629.50
¥ 718,143.50
7 August 201964128225 W
225,000 mW
0.302 hp
0.225 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2.25 GHz
2,250 MHz
2,250,000 kHz
3.4 GHz
3,400 MHz
3,400,000 kHz
7F32EPYC$ 2,100.00
€ 1,890.00
£ 1,701.00
¥ 216,993.00
14 April 2020816180 W
180,000 mW
0.241 hp
0.18 kW
4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
3.7 GHz
3,700 MHz
3,700,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
7F52EPYC$ 3,100.00
€ 2,790.00
£ 2,511.00
¥ 320,323.00
14 April 20201632240 W
240,000 mW
0.322 hp
0.24 kW
8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
3.5 GHz
3,500 MHz
3,500,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
7F72EPYC$ 2,450.00
€ 2,205.00
£ 1,984.50
¥ 253,158.50
14 April 20202448240 W
240,000 mW
0.322 hp
0.24 kW
12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
192 MiB
196,608 KiB
201,326,592 B
0.188 GiB
3.2 GHz
3,200 MHz
3,200,000 kHz
3.7 GHz
3,700 MHz
3,700,000 kHz
7H12EPYC18 September 201964128280 W
280,000 mW
0.375 hp
0.28 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2.6 GHz
2,600 MHz
2,600,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
 HPC-optimized SKUs
7H12EPYC18 September 201964128280 W
280,000 mW
0.375 hp
0.28 kW
32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
2.6 GHz
2,600 MHz
2,600,000 kHz
3.3 GHz
3,300 MHz
3,300,000 kHz
 Frequency-optimized SKUs
7F32EPYC$ 2,100.00
€ 1,890.00
£ 1,701.00
¥ 216,993.00
14 April 2020816180 W
180,000 mW
0.241 hp
0.18 kW
4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
3.7 GHz
3,700 MHz
3,700,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
7F52EPYC$ 3,100.00
€ 2,790.00
£ 2,511.00
¥ 320,323.00
14 April 20201632240 W
240,000 mW
0.322 hp
0.24 kW
8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
3.5 GHz
3,500 MHz
3,500,000 kHz
3.9 GHz
3,900 MHz
3,900,000 kHz
7F72EPYC$ 2,450.00
€ 2,205.00
£ 1,984.50
¥ 253,158.50
14 April 20202448240 W
240,000 mW
0.322 hp
0.24 kW
12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
192 MiB
196,608 KiB
201,326,592 B
0.188 GiB
3.2 GHz
3,200 MHz
3,200,000 kHz
3.7 GHz
3,700 MHz
3,700,000 kHz
Count: 25

SKU Comparison[edit]

Below are a number of SKU comparison graphs based on their specifications.

See also[edit]

arrow up 1.svgPower/Performance

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/cores/rome&oldid=96655"
Facts about "Rome - Cores - AMD"
RDF feed
back imageFile:amd rome (back).jpg +
designerAMD +
first announcedMay 16, 2017 +
first launchedAugust 7, 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:amd rome (front).jpg +
main image captionPackage front +
manufacturerTSMC + and GlobalFoundries +
microarchitectureZen 2 +
nameRome +
packageSP3 + and FCLGA-4094 +
process7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socketSP3 + and LGA-4094 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +