Difference between revisions of "intel/microarchitectures/airmont"

	Edit Values
	Airmont µarch
	General Info
Arch Type	CPU
Designer	Intel
Manufacturer	Intel
Introduction	2015
Phase-out	2017
Process	14 nm
Core Configs	1, 2, 4, 8
	Pipeline
Type	Superscalar
Speculative	Yes
Reg Renaming	Yes
Stages	12-14
	Instructions
ISA	x86-64
Extensions	MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND
	Cache
L1I Cache	32 KiB/Core; 8-way set associative
L1D Cache	24 KiB/Core; 6-way set associative
L2 Cache	1 MiB/2 Cores; 16-way set associative
	Cores
Core Names	Cherry Trail,; Braswell
	Succession
	Silvermont Goldmont

Latest revision as of 18:40, 30 November 2017

Airmont is Intel's 14 nm microarchitecture for the Atom family of system on chips. Introduced in 2015, Airmont is a shrink of Silvermont.

Codenames[edit]

Platform	Core	Target
Braswell	Braswell	Netboooks, Tablets, Entry-level PCs
Cherry Trail	Cherry Trail	Lightweight tablets / High-end Smartphones
Riverton	Riverton	Smartphones (HSPA+, LTE Category 3, and TD-SCDMA)
Binghamton	Binghamton	Smartphones (3G only)

Process Technology[edit]

Main article: Broadwell § Process Technology

Airmont-based chips are manufactured on Intel's 14 nm process.

Architecture[edit]

Airmont is for the most part identical to Silvermont with some higher number of execution units to the GPU in some of the higher-end models.

Key changes from Silvermont[edit]

DTLB table size doubled (128 entries -> 256 entries)
L2 latency increased
Reorder Buffer was increased (from 32 entries to 48)
Gen 8 GPUs

Block Diagram[edit]

Memory Hierarchy[edit]

Cache
- Hardware prefetchers
- L1 Cache:
  - 32 KiB 8-way set associative instruction, 64 B line size
  - 24 KiB 6-way set associative data, 64 B line size
  - Per core
- L2 Cache:
  - 1 MiB 16-way set associative, 64 B line size
  - Per 2 cores
- L3 Cache:
  - No level 3 cache
- RAM
  - Maximum of 1 GiB, 2 GiB, and 4 GiB
  - dual 32-bit channels, 1 or 2 ranks per channel

Multithreading[edit]

Airmont, like Silvermont has no support for Intel Hyper-Threading Technology.

Pipeline[edit]

Main article: Silvermont's Pipeline

Airmont's pipeline is identical to Silvermont's.

Cores[edit]

Cherry Trail - SoCs for Smartphones/Tablets
Braswell - SoCs for low-end PCs

All Airmont Chips[edit]

Airmont Chips
Main processor									IGP
Model	Family	Platform	Core	Launched	SDP	TDP	Freq	Max Mem	Name	Freq	Max Freq
x5-E8000	Atom x5	Braswell	Braswell	8 February 2016		5 W 5,000 mW 0.00671 hp 0.005 kW	1,040 MHz 1.04 GHz 1,040,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Braswell)	320 MHz 0.32 GHz 320,000 KHz
x5-Z8300	Atom x5	Cherry Trail	Cherry Trail	2 March 2015	2 W 2,000 mW 0.00268 hp 0.002 kW		1,440 MHz 1.44 GHz 1,440,000 kHz	2,048 MiB 2,097,152 KiB 2,147,483,648 B 2 GiB 0.00195 TiB	HD Graphics (Cherry Trail)	200 MHz 0.2 GHz 200,000 KHz	500 MHz 0.5 GHz 500,000 KHz
x5-Z8330	Atom x5	Cherry Trail	Cherry Trail	8 February 2016	2 W 2,000 mW 0.00268 hp 0.002 kW		1,440 MHz 1.44 GHz 1,440,000 kHz	2,048 MiB 2,097,152 KiB 2,147,483,648 B 2 GiB 0.00195 TiB	HD Graphics 400	200 MHz 0.2 GHz 200,000 KHz	500 MHz 0.5 GHz 500,000 KHz
x5-Z8350	Atom x5	Cherry Trail	Cherry Trail	8 February 2016	2 W 2,000 mW 0.00268 hp 0.002 kW		1,440 MHz 1.44 GHz 1,440,000 kHz	2,048 MiB 2,097,152 KiB 2,147,483,648 B 2 GiB 0.00195 TiB	HD Graphics (Cherry Trail)	200 MHz 0.2 GHz 200,000 KHz	500 MHz 0.5 GHz 500,000 KHz
x5-Z8500	Atom x5	Cherry Trail	Cherry Trail	2 March 2015	2 W 2,000 mW 0.00268 hp 0.002 kW		1,440 MHz 1.44 GHz 1,440,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Cherry Trail)	200 MHz 0.2 GHz 200,000 KHz	600 MHz 0.6 GHz 600,000 KHz
x5-Z8550	Atom x5	Cherry Trail	Cherry Trail	8 February 2016	2 W 2,000 mW 0.00268 hp 0.002 kW		1,440 MHz 1.44 GHz 1,440,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	200 MHz 0.2 GHz 200,000 KHz	600 MHz 0.6 GHz 600,000 KHz
x7-Z8700	Atom x7	Cherry Trail	Cherry Trail	2 March 2015	2 W 2,000 mW 0.00268 hp 0.002 kW		1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Cherry Trail)	200 MHz 0.2 GHz 200,000 KHz	600 MHz 0.6 GHz 600,000 KHz
x7-Z8750	Atom x7	Cherry Trail	Cherry Trail	2 March 2015	2 W 2,000 mW 0.00268 hp 0.002 kW		1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 405	200 MHz 0.2 GHz 200,000 KHz	600 MHz 0.6 GHz 600,000 KHz
J3060	Celeron		Braswell	15 January 2016		6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	320 MHz 0.32 GHz 320,000 KHz	700 MHz 0.7 GHz 700,000 KHz
J3160	Celeron		Braswell	15 January 2016		6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	320 MHz 0.32 GHz 320,000 KHz	700 MHz 0.7 GHz 700,000 KHz
N3000	Celeron		Braswell	March 2015	3 W 3,000 mW 0.00402 hp 0.003 kW	4 W 4,000 mW 0.00536 hp 0.004 kW	1,040 MHz 1.04 GHz 1,040,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Braswell)	320 MHz 0.32 GHz 320,000 KHz	600 MHz 0.6 GHz 600,000 KHz
N3010	Celeron		Braswell	10 January 2016	3 W 3,000 mW 0.00402 hp 0.003 kW	4 W 4,000 mW 0.00536 hp 0.004 kW	1,040 MHz 1.04 GHz 1,040,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	320 MHz 0.32 GHz 320,000 KHz	600 MHz 0.6 GHz 600,000 KHz
N3050	Celeron		Braswell	March 2015	4 W 4,000 mW 0.00536 hp 0.004 kW	6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Braswell)	320 MHz 0.32 GHz 320,000 KHz	600 MHz 0.6 GHz 600,000 KHz
N3060	Celeron		Braswell	15 January 2016	4 W 4,000 mW 0.00536 hp 0.004 kW	6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	320 MHz 0.32 GHz 320,000 KHz	600 MHz 0.6 GHz 600,000 KHz
N3150	Celeron		Braswell	March 2015	4 W 4,000 mW 0.00536 hp 0.004 kW	6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	16,384 MiB 16,777,216 KiB 17,179,869,184 B 16 GiB 0.0156 TiB	HD Graphics (Braswell)	320 MHz 0.32 GHz 320,000 KHz	640 MHz 0.64 GHz 640,000 KHz
N3160	Celeron		Braswell	15 January 2016	3 W 3,000 mW 0.00402 hp 0.003 kW	4 W 4,000 mW 0.00536 hp 0.004 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 400	320 MHz 0.32 GHz 320,000 KHz	640 MHz 0.64 GHz 640,000 KHz
J3710	Pentium		Braswell	10 January 2016		6.5 W 6,500 mW 0.00872 hp 0.0065 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 405	400 MHz 0.4 GHz 400,000 KHz	740 MHz 0.74 GHz 740,000 KHz
N3700	Pentium		Braswell	March 2015	4 W 4,000 mW 0.00536 hp 0.004 kW	6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics (Braswell)	400 MHz 0.4 GHz 400,000 KHz	700 MHz 0.7 GHz 700,000 KHz
N3710	Pentium		Braswell	March 2015	4 W 4,000 mW 0.00536 hp 0.004 kW	6 W 6,000 mW 0.00805 hp 0.006 kW	1,600 MHz 1.6 GHz 1,600,000 kHz	8,192 MiB 8,388,608 KiB 8,589,934,592 B 8 GiB 0.00781 TiB	HD Graphics 405	400 MHz 0.4 GHz 400,000 KHz	700 MHz 0.7 GHz 700,000 KHz
Count: 19

@@ Line 1: / Line 1: @@
 {{intel title|Airmont|arch}}
 {{microarchitecture
+| atype            = CPU
 | name          = Airmont
+| designer      = Intel
 | manufacturer  = Intel
 | introduction  = 2015
@@ Line 16: / Line 18: @@
 | speculative   = Yes
 | renaming      = Yes
-| isa           = IA-32
+|isa=x86-64
-| isa 2         = x86-64
-| stages        = 14
+| stages min    = 12
+| stages max    = 14
 | issues        = 2
 | inst          = Yes
 | feature       =
-| extension     = MMX
+| extension     = MOVBE
-| extension 2   = SSE
+| extension 2   = MMX
-| extension 3   = SSE2
+| extension 3   = SSE
-| extension 4   = SSE3
+| extension 4   = SSE2
-| extension 5   = SSSE3
+| extension 5   = SSE3
-| extension 6   = SSE4
+| extension 6   = SSSE3
 | extension 7   = SSE4.1
 | extension 8   = SSE4.2
-| extension 9   = VT-x
+| extension 9   = POPCNT
-| extension 10  = AES-NI
+| extension 10  = AES
-| extension 11  = CLMUL
+| extension 11  = PCLMUL
-| extension 12  = RDRAND
+| extension 12  = RDRND
 | cache         = Yes
-| l1i           = 32 KB
+| l1i           = 32 KiB
 | l1i per       = Core
 | l1i desc      = 8-way set associative
-| l1d           = 24 KB
+| l1d           = 24 KiB
 | l1d per       = Core
 | l1d desc      = 6-way set associative
-| l2            = 1 MB
+| l2            = 1 MiB
 | l2 per        = 2 Cores
 | l2 desc       = 16-way set associative
@@ Line 66: / Line 69: @@
 ! Platform !! Core !! Target
 |-
-| {{intel|Cherry Trail}} || {{intel|Cherry Trail}} || Smartphones, Tablets
+| {{intel|Braswell}} || {{intel|Braswell}} || Netboooks, Tablets, Entry-level PCs
 |-
-| {{intel|Braswell}} || {{intel|Braswell}} || Tablets, PCs
+| {{intel|Cherry Trail}} || {{intel|Cherry Trail}} || Lightweight tablets / High-end Smartphones
+|- style="text-decoration: line-through;"
+| {{intel|Riverton}} || {{intel|Riverton}} || Smartphones (HSPA+, LTE Category 3, and TD-SCDMA)
+|- style="text-decoration: line-through;"
+| {{intel|Binghamton}} || {{intel|Binghamton}} || Smartphones (3G only)
 |}
+== Process Technology ==
+{{main|intel/microarchitectures/broadwell#Process_Technology|l1=Broadwell § Process Technology}}
+Airmont-based chips are manufactured on Intel's [[14 nm process]].
 == Architecture==
@@ Line 86: / Line 97: @@
 ** Hardware prefetchers
 ** L1 Cache:
-*** 32 KB 8-way [[set associative]] instruction, 64 B line size
+*** 32 [[KiB]] 8-way [[set associative]] instruction, 64 B line size
-*** 24 KB 6-way set associative data, 64 B line size
+*** 24 KiB 6-way set associative data, 64 B line size
 *** Per core
 ** L2 Cache:
-*** 1 MB 16-way set associative, 64 B line size
+*** 1 MiB 16-way set associative, 64 B line size
 *** Per 2 cores
 ** L3 Cache:
 *** No level 3 cache
 ** RAM
-*** Maximum of 1GB, 2 GB, and 4 GB
+*** Maximum of 1 [[GiB]], 2 GiB, and 4 GiB
 *** dual 32-bit channels, 1 or 2 ranks per channel
@@ Line 119: / Line 130: @@
 -->
 <table class="wikitable sortable">
-<tr><th colspan="11" style="background:#D6D6FF;">Airmont Chips</th></tr>
+<tr><th colspan="12" style="background:#D6D6FF;">Airmont Chips</th></tr>
-<tr><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr>
+<tr><th colspan="9">Main processor</th><th colspan="3">IGP</th></tr>
-<tr><th>Model</th><th>µarch</th><th>Platform</th><th>Core</th><th>Launched</th><th>SDP</th><th>Freq</th><th>Max Mem</th><th>Name</th><th>Freq</th><th>Max Freq</th></tr>
+<tr><th>Model</th><th>Family</th><th>Platform</th><th>Core</th><th>Launched</th><th>SDP</th><th>TDP</th><th>Freq</th><th>Max Mem</th><th>Name</th><th>Freq</th><th>Max Freq</th></tr>
 {{#ask: [[Category:microprocessor models by intel]] [[microarchitecture::Airmont]]
   |?full page name
   |?model number
-  |?microarchitecture
+  |?microprocessor family
   |?platform
   |?core name
   |?first launched
   |?sdp
+ |?tdp
   |?base frequency
   |?max memory
@@ Line 137: / Line 149: @@
   |format=template
   |template=proc table 2
-  |userparam=12
+  |userparam=13
   |mainlabel=-
 }}
+{{table count|col=12|ask=[[Category:microprocessor models by intel]] [[microarchitecture::Airmont]]}}
 </table>

codename	Airmont +
core count	1 +, 2 +, 4 + and 8 +
designer	Intel +
first launched	2015 +
full page name	intel/microarchitectures/airmont +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Airmont +
phase-out	2017 +
pipeline stages (max)	14 +
pipeline stages (min)	12 +
process	14 nm (0.014 μm, 1.4e-5 mm) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple