From WikiChip
Difference between revisions of "chip multiprocessor"
(cmp initial page) |
(→Multi-core chips) |
||
(23 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
− | {{title|Chip Multiprocessor}} | + | {{title|Chip Multiprocessor}}{{multi-core processors info}} |
A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | ||
Line 7: | Line 7: | ||
== Overview == | == Overview == | ||
{{empty section}} | {{empty section}} | ||
+ | |||
+ | === Heterogeneous multi-core architectures === | ||
+ | {{empty section}}<!-- big/small cores--> | ||
+ | |||
+ | ==== Single and Multi-ISA designs ==== | ||
+ | {{empty section}} | ||
+ | |||
+ | == Manycore == | ||
+ | {{main|Manycore Microprocessor}} | ||
+ | {{empty section}} | ||
+ | |||
+ | == Multi-core chips == | ||
+ | {{collist | ||
+ | | count = 3 | ||
+ | | | ||
+ | * {{\\|2|2 (dual-core)}} | ||
+ | * {{\\|3|3 (tri-core)}} | ||
+ | * [[quad-core|4 (quad-core)]] • [[4-core]] | ||
+ | * [[penta-core|5 (penta-core)]] | ||
+ | * [[hexa-core|6 (hexa-core)]] | ||
+ | * [[hepta-core|7 (hepta-core)]] | ||
+ | * [[octa-core|8 (octa-core)]] • [[8-core]] | ||
+ | * [[nona-core|9 (nona-core)]] | ||
+ | * [[deca-core|10 (deca-core)]] | ||
+ | * {{\\|11|11 (undeca-core)}} | ||
+ | * [[dodeca-core|12 (dodeca-core)]] | ||
+ | * {{\\|13|13 (trideca-core)}} | ||
+ | * [[tetradeca-core|14 (tetradeca-core)]] | ||
+ | * {{\\|15|15 (pentadeca-core)}} | ||
+ | * [[hexadeca-core|16 (hexadeca-core)]] • [[16-core]] | ||
+ | * {{\\|17|17 (heptadeca-core)}} | ||
+ | * [[octadeca-core|18 (octadeca-core)]] | ||
+ | * {{\\|19|19 (nonadeca-core)}} | ||
+ | * [[icosa-core|20 (icosa-core)]] | ||
+ | * {{\\|21|21 (henicosa-core)}} | ||
+ | * [[docosa-core|22 (docosa-core)]] | ||
+ | * {{\\|23|23 (tricosa-core)}} | ||
+ | * [[tetracosa-core|24 (tetracosa-core)]] | ||
+ | * {{\\|25|25 (pentacosa-core)}} | ||
+ | * [[hexacosa-core|26 (hexacosa-core)]] | ||
+ | * {{\\|27|27 (heptacosa-core)}} | ||
+ | * [[octacosa-core|28 (octacosa-core)]] <!-- [[28 cores]] --> | ||
+ | * {{\\|29|29 (nonacosa-core)}} | ||
+ | * [[triaconta-core|30 (triaconta-core)]] <!-- [[30 cores]] --> | ||
+ | * [[32-core|32 (dotriaconta-core)]] | ||
+ | * [[40-core|40 (tetraconta-core)]] | ||
+ | * [[46-core|46 (hexatetraconta-core)]] | ||
+ | * [[48-core|48 (octatetraconta-core)]] | ||
+ | * [[56-core|56 (hexapentaconta-core)]] | ||
+ | * [[64-core|64 (tetrahexaconta-core)]] | ||
+ | * [[68-core|68 (octahexaconta-core)]] | ||
+ | * [[72-core|72 (doheptaconta-core)]] <!-- [[72 cores]] --> | ||
+ | * [[96-core|96 (hexanonaconta-core)]] | ||
+ | * [[100-core|100 (hecta-core)]] • [[hecta-core]] | ||
+ | * {{\\|128|128 (octacosahecta-core)}} | ||
+ | * {{\\|256|256 (hexapentacontadicta-core)}} | ||
+ | * {{\\|512|512 (dodecapentacta-core)}} | ||
+ | * {{\\|1000|1000 (kilo-core)}} | ||
+ | * {{\\|1024|1024 (tetracosakilia-core)}} | ||
+ | * {{\\|2048|2048 (octatetracontadilia-core)}} | ||
+ | }} | ||
+ | |||
+ | === Recent high core-core chips === | ||
+ | The following is a select list of recent (2019) high core-count commercial chips: | ||
+ | |||
+ | <table class="wikitable"> | ||
+ | <tr><th>'''[[28 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 8180}} <small>(2017)</small> | ||
+ | * [[Cavium]] {{cavium|ThunderX2 CN9975}} <small>(2018)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[triaconta-core|30 cores]]'''</th><td> | ||
+ | * [[Cavium]] {{cavium|ThunderX2 CN9978}} <small>(2018)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[32 cores]]'''</th><td> | ||
+ | * [[AMD]] {{amd|EPYC 7601}} <small>(2017)</small> | ||
+ | * [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small> | ||
+ | * [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9222}} <small>(2019)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[40 cores]]'''</th><td> | ||
+ | * [[Qualcomm]] {{qualcomm|Centriq 2434}} <small>(2017)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[46 cores]]'''</th><td> | ||
+ | * [[Qualcomm]] {{qualcomm|Centriq 2452}} <small>(2017)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[48 cores]]'''</th><td> | ||
+ | * [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9242}} <small>(2019)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[56 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9282}} <small>(2019)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[64 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Phi 7230}} <small>(2016)</small> | ||
+ | * [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small> | ||
+ | * Phytium {{phytium|FT-2000+}} <small>(2019)</small> | ||
+ | * [[AMD]] {{amd|EPYC 7742}} <small>(2019)</small></td> | ||
+ | <tr><th>'''[[68 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[72 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[100 cores]]'''</th><td> | ||
+ | * [[EZchip]] [[TILE-Mx100]] <small>(2015)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[128 cores]]'''</th><td> | ||
+ | * [[NUDT]] {{nudt|Matrix-2000}} <small>(2017)</small> | ||
+ | * NUDT {{nudt|Matrix-2000+}} <small>(2019)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[1024 cores]]'''</th><td> | ||
+ | * [[PEZY]] {{pezy|PEZY-SC}} <small>(2014)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[2048 cores]]'''</th><td> | ||
+ | * [[PEZY]] {{pezy|PEZY-SC2}} <small>(2017)</small> | ||
+ | </td></tr> | ||
+ | </table> | ||
+ | |||
+ | == See also == | ||
+ | * [[single-core]] | ||
+ | * [[big core]] | ||
+ | * [[small core]] | ||
+ | * [[chiplet]] | ||
+ | |||
{{stub}} | {{stub}} |
Latest revision as of 14:36, 13 December 2024
Multi-Core CPUs | |
Many-Core | |
Multi-Core | |
A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.
Contents
[hide]History[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Overview[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Heterogeneous multi-core architectures[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Single and Multi-ISA designs[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Manycore[edit]
- Main article: Manycore Microprocessor
![]() |
This section is empty; you can help add the missing info by editing this page. |
Multi-core chips[edit]
- 2 (dual-core)
- 3 (tri-core)
- 4 (quad-core) • 4-core
- 5 (penta-core)
- 6 (hexa-core)
- 7 (hepta-core)
- 8 (octa-core) • 8-core
- 9 (nona-core)
- 10 (deca-core)
- 11 (undeca-core)
- 12 (dodeca-core)
- 13 (trideca-core)
- 14 (tetradeca-core)
- 15 (pentadeca-core)
- 16 (hexadeca-core) • 16-core
- 17 (heptadeca-core)
- 18 (octadeca-core)
- 19 (nonadeca-core)
- 20 (icosa-core)
- 21 (henicosa-core)
- 22 (docosa-core)
- 23 (tricosa-core)
- 24 (tetracosa-core)
- 25 (pentacosa-core)
- 26 (hexacosa-core)
- 27 (heptacosa-core)
- 28 (octacosa-core)
- 29 (nonacosa-core)
- 30 (triaconta-core)
- 32 (dotriaconta-core)
- 40 (tetraconta-core)
- 46 (hexatetraconta-core)
- 48 (octatetraconta-core)
- 56 (hexapentaconta-core)
- 64 (tetrahexaconta-core)
- 68 (octahexaconta-core)
- 72 (doheptaconta-core)
- 96 (hexanonaconta-core)
- 100 (hecta-core) • hecta-core
- 128 (octacosahecta-core)
- 256 (hexapentacontadicta-core)
- 512 (dodecapentacta-core)
- 1000 (kilo-core)
- 1024 (tetracosakilia-core)
- 2048 (octatetracontadilia-core)
Recent high core-core chips[edit]
The following is a select list of recent (2019) high core-count commercial chips:
28 cores |
|
---|---|
30 cores |
|
32 cores |
|
40 cores |
|
46 cores |
|
48 cores |
|
56 cores |
|
64 cores | |
68 cores |
|
72 cores |
|
100 cores |
|
128 cores |
|
1024 cores | |
2048 cores |
See also[edit]
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |