From WikiChip
Difference between revisions of "chip multiprocessor"
(→Multi-core chips) |
|||
(11 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
− | {{title|Chip Multiprocessor}} | + | {{title|Chip Multiprocessor}}{{multi-core processors info}} |
A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | A '''chip multiprocessor''' ('''CMP''') or '''multi-core''' [[microprocessor architecture|architecture]] is a [[logic]] design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple [[dies]] in a single [[package]]. | ||
Line 20: | Line 20: | ||
== Multi-core chips == | == Multi-core chips == | ||
{{collist | {{collist | ||
− | | count = | + | | count = 3 |
| | | | ||
* {{\\|2|2 (dual-core)}} | * {{\\|2|2 (dual-core)}} | ||
Line 57: | Line 57: | ||
* {{\\|56|56 (hexapentaconta-core)}} | * {{\\|56|56 (hexapentaconta-core)}} | ||
* {{\\|64|64 (tetrahexaconta-core)}} | * {{\\|64|64 (tetrahexaconta-core)}} | ||
+ | * {{\\|96|96 (hexanonaconta-core)}} | ||
* {{\\|128|128 (octacosahecta-core)}} | * {{\\|128|128 (octacosahecta-core)}} | ||
* {{\\|256|256 (hexapentacontadicta-core)}} | * {{\\|256|256 (hexapentacontadicta-core)}} | ||
Line 80: | Line 81: | ||
* [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small> | * [[Cavium]] {{cavium|ThunderX2 CN9980}} <small>(2018)</small> | ||
* [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small> | * [[Ampere Computing|Ampere]] {{ampere|eMAG 8180}} <small>(2018)</small> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9222}} <small>(2019)</small> | ||
</td></tr> | </td></tr> | ||
<tr><th>'''[[40 cores]]'''</th><td> | <tr><th>'''[[40 cores]]'''</th><td> | ||
Line 89: | Line 91: | ||
<tr><th>'''[[48 cores]]'''</th><td> | <tr><th>'''[[48 cores]]'''</th><td> | ||
* [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small> | * [[Qualcomm]] {{qualcomm|Centriq 2460}} <small>(2017)</small> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9242}} <small>(2019)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[56 cores]]'''</th><td> | ||
+ | * [[Intel]] {{intel|Xeon Platinum 9282}} <small>(2019)</small> | ||
</td></tr> | </td></tr> | ||
<tr><th>'''[[64 cores]]'''</th><td> | <tr><th>'''[[64 cores]]'''</th><td> | ||
Line 94: | Line 100: | ||
* [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small> | * [[Phytium]] {{phytium|FT-2000}} <small>(2017)</small> | ||
* Phytium {{phytium|FT-2000+}} <small>(2019)</small> | * Phytium {{phytium|FT-2000+}} <small>(2019)</small> | ||
− | </ | + | * [[AMD]] {{amd|EPYC 7742}} <small>(2019)</small></td> |
<tr><th>'''[[68 cores]]'''</th><td> | <tr><th>'''[[68 cores]]'''</th><td> | ||
* [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small> | * [[Intel]] {{intel|Xeon Phi 7250}} <small>(2016)</small> | ||
Line 100: | Line 106: | ||
<tr><th>'''[[72 cores]]'''</th><td> | <tr><th>'''[[72 cores]]'''</th><td> | ||
* [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small> | * [[Intel]] {{intel|Xeon Phi 7290}} <small>(2016)</small> | ||
+ | </td></tr> | ||
+ | <tr><th>'''[[100 cores]]'''</th><td> | ||
+ | * [[EZchip]] [[TILE-Mx100]] <small>(2015)</small> | ||
</td></tr> | </td></tr> | ||
<tr><th>'''[[128 cores]]'''</th><td> | <tr><th>'''[[128 cores]]'''</th><td> | ||
Line 106: | Line 115: | ||
</td></tr> | </td></tr> | ||
<tr><th>'''[[1024 cores]]'''</th><td> | <tr><th>'''[[1024 cores]]'''</th><td> | ||
− | * [[PEZY]] {{pezy|PEZY- | + | * [[PEZY]] {{pezy|PEZY-SC}} <small>(2014)</small> |
</td></tr> | </td></tr> | ||
<tr><th>'''[[2048 cores]]'''</th><td> | <tr><th>'''[[2048 cores]]'''</th><td> |
Latest revision as of 15:43, 10 December 2023
Multi-Core CPUs | |
Many-Core Microprocessor | |
Multi-Core Microprocessor |
A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.
Contents
History[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Overview[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Heterogeneous multi-core architectures[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Single and Multi-ISA designs[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Manycore[edit]
- Main article: Manycore Microprocessor
![]() |
This section is empty; you can help add the missing info by editing this page. |
Multi-core chips[edit]
- 2 (dual-core)
- 3 (tri-Core)
- 4 (quad-core)
- 5 (penta-core)
- 6 (hexa-core)
- 7 (hepta-core)
- 8 (octa-core)
- 9 (nona-core)
- 10 (deca-core)
- 11 (undeca-core)
- 12 (dodeca-core)
- 13 (trideca-core)
- 14 (tetradeca-core)
- 15 (pentadeca-core)
- 16 (hexadeca-core)
- 17 (heptadeca-core)
- 18 (octadeca-core)
- 19 (nonadeca-core)
- 20 (icosa-core)
- 21 (henicosa-core)
- 22 (docosa-core)
- 23 (tricosa-core)
- 24 (tetracosa-core)
- 25 (pentacosa-core)
- 26 (hexacosa-core)
- 27 (heptacosa-core)
- 28 (octacosa-core)
- 29 (nonacosa-core)
- 30 (triaconta-core)
- 32 (dotriaconta-core)
- 40 (tetraconta-core)
- 46 (hexatetraconta-core)
- 48 (octatetraconta-core)
- 56 (hexapentaconta-core)
- 64 (tetrahexaconta-core)
- 96 (hexanonaconta-core)
- 128 (octacosahecta-core)
- 256 (hexapentacontadicta-core)
- 512 (dodecapentacta-core)
- 1000 (kilo-core)
- 1024 (tetracosakilia-core)
- 2048 (octatetracontadilia-core)
Recent high core-core chips[edit]
The following is a select list of recent (2019) high core-count commercial chips:
28 cores |
|
---|---|
30 cores |
|
32 cores |
|
40 cores |
|
46 cores |
|
48 cores |
|
56 cores |
|
64 cores | |
68 cores |
|
72 cores |
|
100 cores |
|
128 cores |
|
1024 cores | |
2048 cores |
See also[edit]
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |