From WikiChip
EPYC 9354P - AMD
< amd‎ | epyc
Revision as of 14:30, 18 March 2023 by QuietRub (talk | contribs) (Created page with "{{amd title|EPYC 9354P}} {{chip |name=EPYC 9354P |no image=Yes |designer=AMD |manufacturer=TSMC |model number=9354P |part number=100-100000805 |part number 2=100-100000805WOF...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
EPYC 9354P
General Info
Model Number9354P
Part Number100-100000805,
IntroductionNovember 10, 2022 (launched)
Release Price$2730.00 (tray)
General Specs
Frequency3,250 MHz
Turbo Frequency3,750 MHz
Turbo Frequency3,800 MHz (1 core)
Clock multiplier32.5
ISAx86-64 (x86)
MicroarchitectureZen 4
Core NameGenoa
Core Family25
Core Model17
Core SteppingB1
Process5 nm, 6 nm
MCPYes (9 dies)
Word Size64 bit
Max Memory6 TiB
Max SMP1-Way (Uniprocessor)
TDP280 W
cTDP down240 W
cTDP up300 W
PackageSP5 (FC-OLGA)
Dimension75.4 mm × 72 mm
Pitch0.81 mm × 0.94 mm
SocketSocket SP5

EPYC 9354P is a 64-bit 32-core x86 server microprocessor designed and introduced by AMD in late 2022. This multi-chip processor, which is based on the Zen 4 microarchitecture, incorporates eight Core Complex Dies fabricated on a TSMC 5 nm process and a large I/O die also manufactured by TSMC. The 9354P has a TDP of 280 W with a base frequency of 3.25 GHz and a boost frequency of up to 3.8 GHz. This processor supports up to 6 TiB of 12 channel DDR5-4800 memory per socket.


Main article: Zen 4 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$2 MiB
2,048 KiB
2,097,152 B
L1I$1 MiB
1,024 KiB
1,048,576 B
32 × 32 KiB8-way set associative 
L1D$1 MiB
1,024 KiB
1,048,576 B
32 × 32 KiB8-way set associativewrite-back

L2$32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
  32 × 1 MiB8-way set associativewrite-back

L3$256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
  8 × 32 MiB16-way set associativewrite-back

Memory controller[edit]

Main article: Genoa § Memory Interface

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR5-4800
Supports ECCYes
Max Mem6 TiB
Max Bandwidth460.8 GB/s
429.153 GiB/s
439,453.125 MiB/s
460,800 MB/s
0.419 TiB/s
0.461 TB/s
Single 38.4 GB/s
Double 76.8 GB/s
Quad 153.6 GB/s
Hexa 230.4 GB/s
Octa 307.2 GB/s
Deca 384.0 GB/s

Note one memory channel comprises two independent DDR5 subchannels with 32 data and 8 ECC lanes each.


Main article: Genoa § I/O Interfaces

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 5.0
Max Lanes: 128
SATARevision: 3.0
Max Ports: 32
USBRevision: 3.2 Gen1×1
Max Ports: 4

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
GFNISSE Galois Field New Instructions
AVXAdvanced Vector Extensions
AVX+GFNIAVX Galois Field New Instructions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
AVX512_IFMAAVX-512 Integer Fused Multiply-Add
AVX512_VBMIAVX-512 Vector Bit Manipulation Instructions
AVX512_VNNIAVX-512 Vector Neural Network Instructions
AVX512_VPOPCNTDQAVX-512 Vector Population Count Doubleword and Quadword
AVX512F+GFNIAVX-512 Galois Field New Instructions
AVX512F+VAESAVX-512 Vector AES Instructions
AVX512_VBMI2AVX-512 Vector Bit Manipulation Instructions 2
AVX512_BITALGAVX-512 Bit Algorithms
AVX512F+VPCLMULQDQVector Carry-Less Multiplication of Quadwords
AVX512_BF16AVX-512 BFloat16 Instructions
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
SMESecure Memory Encryption
TSMETransparent SME
SEVSecure Encrypted Virtualization
SenseMISenseMI Technology


Facts about "EPYC 9354P - AMD"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
EPYC 9354P - AMD#pcie +
base frequency3,250 MHz (3.25 GHz, 3,250,000 kHz) +
clock multiplier32.5 +
core count32 +
core family25 +
core model17 +
core nameGenoa +
core steppingB1 +
cpuid0x00A10F11 +
designerAMD +
die count9 +
familyEPYC +
first launchedNovember 10, 2022 +
full page nameamd/epyc/9354p +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd secure encrypted virtualization technologytrue +
has amd secure memory encryption technologytrue +
has amd sensemi technologytrue +
has amd transparent secure memory encryption technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size2,048 KiB (2,097,152 B, 2 MiB) +
l1d$ description8-way set associative +
l1d$ size1,024 KiB (1,048,576 B, 1 MiB) +
l1i$ description8-way set associative +
l1i$ size1,024 KiB (1,048,576 B, 1 MiB) +
l2$ description8-way set associative +
l2$ size32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) +
l3$ description16-way set associative +
l3$ size256 MiB (262,144 KiB, 268,435,456 B, 0.25 GiB) +
ldateNovember 10, 2022 +
manufacturerTSMC +
market segmentServer +
max cpu count1 +
max memory6,291,456 MiB (6,442,450,944 KiB, 6,597,069,766,656 B, 6,144 GiB, 6 TiB) +
max memory bandwidth429.153 GiB/s (439,453.125 MiB/s, 460.8 GB/s, 460,800 MB/s, 0.419 TiB/s, 0.461 TB/s) +
max memory channels12 +
max sata ports32 +
max usb ports4 +
microarchitectureZen 4 +
model number9354P +
nameEPYC 9354P +
packageSP5 +
part number100-100000805 + and 100-100000805WOF +
process5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) +
release price$ 2,730.00 (€ 2,457.00, £ 2,211.30, ¥ 282,090.90) +
release price (tray)$ 2,730.00 (€ 2,457.00, £ 2,211.30, ¥ 282,090.90) +
series9004 +
smp max ways1 +
socketSocket SP5 +
supported memory typeDDR5-4800 +
tdp280 W (280,000 mW, 0.375 hp, 0.28 kW) +
tdp down240 W (240,000 mW, 0.322 hp, 0.24 kW) +
tdp up300 W (300,000 mW, 0.402 hp, 0.3 kW) +
technologyCMOS +
thread count64 +
turbo frequency3,750 MHz (3.75 GHz, 3,750,000 kHz) +
turbo frequency (1 core)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +